Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

# Capacitor Array, COG Dielectric, 10 – 200 VDC (Commercial & Automotive Grade)




### **Overview**

KEMET's Ceramic Chip Capacitor Array in COG dielectric is an advanced passive technology, where multiple capacitor elements are integrated into one common monolithic structure. Array technology promotes reduced placement costs and increased throughput. This is achieved by alternatively placing one device rather than two or four discrete devices. Use of capacitor arrays also saves board space, which translates into increased board density and more functions per board. Arrays consume only a portion of the space required for standard chips, resulting in savings in inventory and pick/place machine positions.

For added reliability, KEMET's Flexible Termination technology has been incorporated in order to provide superior flex performance. This technology was developed to address flex cracks, which are the primary failure mode of MLCCs and typically the result of excessive tensile and shear stresses produced during board flexure and thermal cycling. Flexible Termination technology inhibits the transfer of board stress to the rigid body of the MLCC, therefore mitigating flex cracks which can result in low IR or short circuit failures.

KEMET's COG dielectric features a 125°C maximum operating temperature and is considered "stable." The Electronics Industries Alliance (EIA) characterizes COG dielectric as a Class I material. Components of this classification are temperature compensating and are suited for resonant circuit applications or those where Q and stability of capacitance characteristics are required. COG exhibits no change in capacitance with respect to time and voltage and boasts a negligible change in capacitance with reference to ambient temperature. Capacitance change is limited to ±30 ppm/°C from -55°C to +125°C.

KEMET automotive grade array capacitors meet the demanding Automotive Electronics Council's AEC-Q200 qualification requirements.



### **Ordering Information**

CA	06	4	X	104	K	4	G	A	С	TU
Ceramic Array	Case Size (L" x W") <sup>1</sup>	Number of Capacitors	Specification/ Series	Capacitance Code (pF)	Capacitance Tolerance	Rated Voltage (VDC)	Dielectric	Failure Rate/ Design	Termination Finish <sup>2</sup>	Packaging/ Grade (C-Spec)
	06 = 0612	4 = 4	X = Flexible Termination	Two significant digits and number of zeros	J = ±5% K = ±10% M = ±20%	8 = 10 4 = 16 3 = 25 5 = 50 1 = 100 2 = 200	G = COG	A = N/A	C = 100% Matte Sn L = SnPb (5% minimum Pb content)	See "Packaging C-Spec Ordering Options Table"

<sup>&</sup>lt;sup>1</sup> All previous reference to metric case dimension "1632" has been replaced with an inch standard reference of "0612". Please reference all new designs using the "0612" nomenclature. "CA064" replaces "C1632" in the ordering code.

<sup>&</sup>lt;sup>2</sup> Additional termination finish options may be available. Contact KEMET for details.

<sup>&</sup>lt;sup>2</sup> SnPb termination finish option is not available on automotive grade product.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **Packaging C-Spec Ordering Options Table**

Packaging Type	Packaging/Grade Ordering Code (C-Spec)					
Commercial Grade <sup>1</sup>						
Bulk Bag	Not Required (Blank)					
7" Reel/Unmarked	TU					
13" Reel/Unmarked	7210					
Automoti	ve Grade <sup>2</sup>					
7" Reel	AUTO					
13" Reel/Unmarked	AUT07210					

Default packaging is "Bulk Bag". An ordering code C-Spec is not required for "Bulk Bag" packaging.

### **Benefits**

- -55°C to +125°C operating temperature range
- Superior flex performance (up to 5 mm)
- · Saves both circuit board and inventory space
- Reduces placement costs and increases throughput
- · Lead (Pb)-free, RoHS and REACH compliant
- 0612 (4-element) case size
- DC voltage ratings of 10 V, 16 V, 25 V, 50 V, 100 V, and 200 V

- Capacitance offerings ranging from 10 to 470 pF
- Available capacitance tolerances of ±5%, ±10%, and ±20%
- · Non-polar device, minimizing installation concerns
- 100% pure matte tin-plated termination finish allowing for excellent solderability
- SnPb termination finish option available upon request (5% Pb minimum)
- · Commercial and Automotive (AEC-Q200) grades available

### **Applications**

Typical applications include those that can benefit from board area savings, cost savings, and overall volumetric reduction such as telecommunications, computers, handheld devices and automotive. Flexible termination technology benefits applications subject to high levels of board flexure or temperature cycling.

<sup>&</sup>lt;sup>1</sup> The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors that have not been laser marked. The option to laser mark is not available on these devices. For more information see "Capacitor Marking".

<sup>&</sup>lt;sup>2</sup> Reeling tape options (Paper or Plastic) are dependent on capacitor case size (L" x W") and thickness dimension. See "Chip Thickness/Tape & Reel Packaging Quantities" and "Tape & Reel Packaging Information".

<sup>&</sup>lt;sup>2</sup> For additional Information regarding "AUTO" C-Spec options, see "Automotive C-Spec Information".

<sup>&</sup>lt;sup>2</sup> All Automotive packaging C-Specs listed exclude the option to laser mark components. The option to laser mark is not available on these devices. For more information see "Capacitor Marking".

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **Automotive C-Spec Information**

KEMET automotive grade products meet or exceed the requirements outlined by the Automotive Electronics Council. Details regarding test methods and conditions are referenced in document AEC-Q200, Stress Test Qualification for Passive Components. These products are supported by a Product Change Notification (PCN) and Production Part Approval Process warrant (PPAP).

Automotive products offered through our distribution channel have been assigned an inclusive ordering code C-Spec, "AUTO." This C-Spec was developed in order to better serve small and medium-sized companies that prefer an automotive grade component without the requirement to submit a customer Source Controlled Drawing (SCD) or specification for review by a KEMET engineering specialist. This C-Spec is therefore not intended for use by KEMET OEM automotive customers and are not granted the same "privileges" as other automotive C-Specs. Customer PCN approval and PPAP request levels are limited (see details below.)

### **Product Change Notification (PCN)**

The KEMET product change notification system is used to communicate primarily the following types of changes:

- Product/process changes that affect product form, fit, function, and/or reliability
- · Changes in manufacturing site
- · Product obsolescence

KEMET Automotive	Customer Notifica	tion Due To:	Days Prior To		
C-Spec	Process/Product change	Obsolescence*	Implementation		
KEMET assigned <sup>1</sup>	Yes (with approval and sign off)	Yes	180 days minimum		
AUT0	Yes (without approval)	Yes	90 days minimum		

<sup>&</sup>lt;sup>1</sup> KEMET assigned C-Specs require the submittal of a customer SCD or customer specification for review. For additional information contact KEMET.

### **Production Part Approval Process (PPAP)**

The purpose of the Production Part Approval Process is:

- To ensure that supplier can meet the manufacturability and quality requirements for the purchased parts.
- To provide the evidence that all customer engineering design records and specification requirements are properly understood and fulfilled by the manufacturing organization.
- To demonstrate that the established manufacturing process has the potential to produce the part.

KEMET Automotive	PPAP Level								
C-Spec	1	2	3	4	5				
KEMET assigned <sup>1</sup>	•	•	•	•	•				
AUT0			0						


<sup>&</sup>lt;sup>1</sup> KEMET assigned C-Specs require the submittal of a customer SCD or customer specification for review. For additional information contact KEMET.

- Part number specific PPAP available with customer information included.
- Product family PPAP only

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **Dimensions - Millimeters (Inches)**



EIA Size	Metric Size	L	W	BW	BL	T	P	P
Code	Code	Length	Width	Bandwidth	Bandlength	Thickness	Pitch	Reference
0612	1632	1.60 (0.063) ±0.20 (0.008)	3.20 (0.126) ±0.20 (0.008)	0.40 (0.016) ±0.20 (0.008)	0.30 (0.012) ±0.20 (0.008)	See Table 2 for Thickness	0.80 (0.031) ±0.10 (0.004)	0.40 (0.016) ±0.05 (0.002)

### **Qualification/Certification**

Commercial Grade products are subject to internal qualification. Details regarding test methods and conditions are referenced in Table 4, Performance & Reliability.

Automotive Grade products meet or exceed the requirements outlined by the Automotive Electronics Council. Details regarding test methods and conditions are referenced in document AEC-Q200, Stress Test Qualification for Passive Components. For additional information regarding the Automotive Electronics Council and AEC-Q200, please visit their website at www.aecouncil.com.

### **Environmental Compliance**

Lead (Pb)-free, RoHS, and REACH compliant without exemptions (excluding SnPb termination finish option).

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **Electrical Parameters/Characteristics**

Item	Parameters/Characteristics				
Operating Temperature Range	-55°C to +125°C				
Capacitance Change with Reference to +25°C and 0 VDC Applied (TCC)	±30 ppm/°C				
Aging Rate (Maximum % Capacitance Loss/Decade Hour)	0%				
<sup>1</sup> Dielectric Withstanding Voltage (DWV)	250% of rated voltage (5 ±1 seconds and charge/discharge not exceeding 50 mA)				
<sup>2</sup> Dissipation Factor (DF) Maximum Limit at 25°C	0.1%				
<sup>3</sup> Insulation Resistance (IR) Limit at 25°C	1,000 megohm microfarads or 100 GΩ (Rated voltage applied for 120 ±5 seconds at 25°C)				

<sup>&</sup>lt;sup>1</sup> DWV is the voltage a capacitor can withstand (survive) for a short period of time. It exceeds the nominal and continuous working voltage of the capacitor.

Capacitance and Dissipation Factor (DF) measured under the following conditions:

Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 and Agilent E4980 have a feature known as Automatic Level Control (ALC). The ALC feature should be switched to "ON."

### **Post Environmental Limits**

High Temperature Life, Biased Humidity, Moisture Resistance									
Dielectric	Rated DC Voltage	Capacitance Value	Dissipation Factor (Maximum %)	Capacitance Shift	Insulation Resistance				
COG	All	All	0.5	0.3% or ±0.25 pF	10% of Initial Limit				

<sup>&</sup>lt;sup>2</sup> Capacitance and dissipation factor (DF) measured under the following conditions:

<sup>1</sup> MHz  $\pm$ 100 kHz and 1.0 Vrms  $\pm$ 0.2 V if capacitance  $\leq$  1,000 pF

<sup>1</sup> kHz ±50 Hz and 1.0 Vrms ±0.2 V if capacitance > 1,000 pF

<sup>&</sup>lt;sup>3</sup> To obtain IR limit, divide M $\Omega$ - $\mu$ F value by the capacitance and compare to G $\Omega$  limit. Select the lower of the two limits.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Table 1 - Capacitance Range/Selection Waterfall (0612 Case Size)

		Case Size/ Series			C0612X (CA064X 4-Cap Case Size)									
0	Capacitance	Vo	ltage C	ode	8	4	3	5	1	2				
Capacitance	Code	Rated Voltage (VDC)			10	16	25	50	100	200				
			apacita Foleran			duct Avail e Table 2				odes				
10 pF	100	J	K	М	MA	MA	MA	MA	MA	MA				
12 pF	120	J	K	М	MA	MA	MA	MA	MA	MA				
15 pF	150	J	K	М	MA	MA	MA	MA	MA	MA				
18 pF	180	J	K	М	MA	MA	MA	MA	MA	MA				
22 pF	220	J	K	М	MA	MA	MA	MA	MA	MA				
27 pF	270	J	K	М	MA	MA	MA	MA	MA	MA				
33 pF	330	J	K	М	MA	MA	MA	MA	MA	MA				
39 pF	390	J	K	М	MA	MA	MA	MA	MA	MA				
47 pF	470	J	K	М	MA	MA	MA	MA	MA	MA				
56 pF	560	J	K	М	MA	MA	MA	MA	MA	MA				
68 pF	680	J	K	М	MA	MA	MA	MA	MA	MA				
82 pF	820	J	K	М	MA	MA	MA	MA	MA	MA				
100 pF	101	J	K	М	MA	MA	MA	MA	MA					
120 pF	121	J	K	М	MA	MA	MA	MA	MA					
150 pF	151	J	K	М	MA	MA	MA	MA	MA					
180 pF	181	J	K	М	MA	MA	MA	MA	MA					
220 pF	221	J	K	М	MA	MA	MA	MA						
270 pF	271	J	K	М	MA	MA	MA	MA						
330 pF	331	J	K	М	MA	MA	MA	MA						
390 pF	391	J	K	М	MA	MA	MA	MA						
470 pF	471	J	K	М	MA	MA	MA	MA						
		Rated	Voltage	(VDC)	10	16	25	50	100	200				
Capacitance	Capacitance Code	Voltage Code		8	4	3	5	1	2					
· 	Code	Case	e Size/S	eries		C0612X	(CA064X	4-Cap Ca	se Size)					

KEMET reserves the right to substitute product with an improved temperature characteristic, tighter capacitance tolerance and/or higher voltage capability within the same form factor (configuration and dimensions).

These products are protected under US Patents 7,172,985 and 7,670,981, other patents pending, and any foreign counterparts.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Table 2 - Chip Thickness/Tape & Reel Packaging Quantities

Thickness	Case	Thickness ±	Paper C	uantity	Plastic Quantity			
Code	Size	Range (mm)	7" Reel	13" Reel	7" Reel	13" Reel		
MA	0612	0.80 ±0.10	4,000	10,000	0	0		

Package quantity based on finished chip thickness specifications.


### Table 3 - Chip Capacitor Array Land Pattern Design Recommendations per IPC-7351

EIA SIZE CODE	METRIC SIZE CODE		Maxir	nsity num ( otrusi	Most)	Land			Media	n (No	Level B: minal) Land on (mm)			Density Level C: Minimum (Least) Land Protrusion (mm)					
	OODL	С	Y	X	P	V1	V2	С	Y	X	P	V1	V2	С	Υ	X	Р	<b>V</b> 1	V2
0612/CA064	1632	1.80	1.10	0.50	0.80	3.90	4.40	1.80	0.95	0.50	0.80	3.30	3.90	1.70	0.85	0.40	0.80	2.80	3.60

Density Level A: For low-density product applications. Provides a wider process window for reflow solder processes.

**Density Level B:** For products with a moderate level of component density. Provides a robust solder attachment condition for reflow solder processes. **Density Level C:** For high component density product applications. Before adapting the minimum land pattern variations, the user should perform qualification testing based on the conditions outlined in IPC Standard 7351 (IPC-7351).

Image below based on Density Level B for an EIA 0612 case size.



Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **Soldering Process**

### **Recommended Soldering Technique:**


· Solder reflow only

### **Recommended Reflow Soldering Profile:**

KEMET's families of surface mount multilayer ceramic capacitors (SMD MLCCs) are compatible with wave (single or dual), convection, IR or vapor phase reflow techniques. Preheating of these components is recommended to avoid extreme thermal stress. KEMET's recommended profile conditions for convection and IR reflow reflect the profile conditions of the IPC/ J-STD-020 standard for moisture sensitivity testing. These devices can safely withstand a maximum of three reflow passes at these conditions.

Profile Feature	Terminati	ion Finish
Trome readure	SnPb	100% Matte Sn
Preheat/Soak		
Temperature Minimum (T <sub>Smin</sub> )	100°C	150°C
Temperature Maximum (T <sub>Smax</sub> )	150°C	200°C
Time ( $t_s$ ) from $T_{smin}$ to $T_{smax}$	60 - 120 seconds	60 - 120 seconds
Ramp-Up Rate (T <sub>L</sub> to T <sub>P</sub> )	3°C/second maximum	3°C/second maximum
Liquidous Temperature $(T_L)$	183°C	217°C
Time Above Liquidous (t <sub>L</sub> )	60 - 150 seconds	60 - 150 seconds
Peak Temperature (T <sub>P</sub> )	235°C	260°C
Time Within 5°C of Maximum Peak Temperature (t <sub>p</sub> )	20 seconds maximum	30 seconds maximum
Ramp-Down Rate $(T_p \text{ to } T_L)$	6°C/second maximum	6°C/second maximum
Time 25°C to Peak Temperature	6 minutes maximum	8 minutes maximum





Note: All temperatures refer to the center of the package, measured on the capacitor body surface that is facing up during assembly reflow.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Table 4 - Performance & Reliability: Test Methods & Conditions

Stress	Reference	Test or Inspection Method				
Terminal Strength	JIS-C-6429	Appendix 1, Note: Force of 1.8 kg for 60 seconds.				
Board Flex	JIS-C-6429	Appendix 2, Note: Standard termination system – 2.0 mm (minimum) for all except 3 mm for COG. Flexible termination system – 3.0 mm (minimum).				
		Magnification 50 X. Conditions:				
Coldorobility	J-STD-002	a) Method B, 4 hours at 155°C, dry heat at 235°C				
Solderability	J-51D-002	b) Method B at 215°C category 3				
		c) Method D, category 3 at 260°C				
Temperature Cycling	JESD22 Method JA-104	1,000 Cycles (-55°C to +125°C). Measurement at 24 hours ±4 hours after test conclusion.				
Biased Humidity	MIL-STD-202 Method	Load Humidity: 1,000 hours 85°C/85% RH and rated voltage. Add 100 K ohm resistor.  Measurement at 24 hours ±4 hours after test conclusion.  Low Volt Humidity: 1,000 hours 85°C/85% RH and 1.5 V. Add 100 K ohm resistor.				
•		Measurement at 24 hours ±4 hours after test conclusion.				
Moisture Resistance	MIL-STD-202 Method 106	t = 24 hours/cycle. Steps 7a and 7b not required. Measurement at 24 hours ±4 hours after test conclusion.				
Thermal Shock	MIL-STD-202 Method 107	-55°C/+125°C. Note: Number of cycles required – 300, maximum transfer time – 20 seconds, dwell time – 15 minutes. Air – Air.				
High Temperature Life	MIL-STD-202 Method 108 /EIA-198	1,000 hours at 125°C (85°C for X5R, Z5U and Y5V) with 2 X rated voltage applied.				
Storage Life	MIL-STD-202 Method 108	150°C, 0 VDC for 1,000 hours.				
Vibration MIL-STD-202 Method 204		5 g's for 20 minutes, 12 cycles each of 3 orientations. Note: Use 8" X 5" PCB 0.031" thick 7 secure points on one long side and 2 secure points at corners of opposite sides. Parts mounted within 2" from any secure point. Test from 10 – 2,000 Hz				
Mechanical Shock	MIL-STD-202 Method 213	Figure 1 of Method 213, Condition F.				
Resistance to Solvents	MIL-STD-202 Method 215	Add aqueous wash chemical, OKEM Clean or equivalent.				


### **Storage & Handling**

Ceramic chip capacitors should be stored in normal working environments. While the chips themselves are quite robust in other environments, solderability will be degraded by exposure to high temperatures, high humidity, corrosive atmospheres, and long term storage. In addition, packaging materials will be degraded by high temperature – reels may soften or warp and tape peel force may increase. KEMET recommends that maximum storage temperature not exceed 40°C and maximum storage humidity not exceed 70% relative humidity. Temperature fluctuations should be minimized to avoid condensation on the parts and atmospheres should be free of chlorine and sulfur bearing compounds. For optimized solderability chip stock should be used promptly, preferably within 1.5 years of receipt.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Construction



### **Capacitor Marking (Optional):**

Laser marking option is not available on:

- · COG, Ultra Stable X8R and Y5V dielectric devices
- EIA 0402 case size devices
- EIA 0603 case size devices with Flexible Termination option.
- KPS Commercial and Automotive grade stacked devices.

These capacitors are supplied unmarked only.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **Tape & Reel Packaging Information**

KEMET offers multilayer ceramic chip capacitors packaged in 8, 12 and 16 mm tape on 7" and 13" reels in accordance with EIA Standard 481. This packaging system is compatible with all tape-fed automatic pick and place systems. See Table 2 for details on reeling quantities for commercial chips.




Table 5 - Carrier Tape Configuration, Embossed Plastic & Punched Paper (mm)


EIA Case Size	Tape Size (W)*	Embossed Plastic		Punched Paper		
		7" Reel	13" Reel	7" Reel	13" Reel	
		Pitch (P <sub>1</sub> )*		Pitch (P <sub>1</sub> )*		
01005 - 0402	8			2	2	
0603	8			4	4	
0805	8	4	4	4	4	
1206 - 1210	8	4	4	4	4	
1805 – 1808	12	4	4			
≥ 1812	12	8	8			
KPS 1210	12	8	8			
KPS 1812 and 2220	16	12	12			
Array 0612	8			4	4	

<sup>\*</sup>Refer to Figures 1 and 2 for W and  $P_1$  carrier tape reference locations.

<sup>\*</sup>Refer to Tables 6 and 7 for tolerance specifications.



### Figure 1 - Embossed (Plastic) Carrier Tape Dimensions



### **Table 6 – Embossed (Plastic) Carrier Tape Dimensions**

Metric will govern


Constant Dimensions — Millimeters (Inches)									
Tape Size	D <sub>0</sub>	D <sub>1</sub> Minimum Note 1	E <sub>1</sub>	P <sub>0</sub>	P <sub>2</sub>	R Reference Note 2	S <sub>1</sub> Minimum Note 3	T Maximum	T <sub>1</sub> Maximum
8 mm		1.0 (0.039)				25.0 (0.984)			
12 mm	1.5 +0.10/-0.0 (0.059 +0.004/-0.0)	1.5	1.75 ±0.10 (0.069 ±0.004)	4.0 ±0.10 (0.157 ±0.004)	2.0 ±0.05 (0.079 ±0.002)	30	0.600 (0.024)	0.600 (0.024)	0.100 (0.004)
16 mm		(0.059)				(1.181)			
	Variable Dimensions — Millimeters (Inches)								
Tape Size	Pitch	B <sub>1</sub> Maximum Note 4	E <sub>2</sub> Minimum	F	P <sub>1</sub>	T <sub>2</sub> Maximum	W Maximum	A <sub>0</sub> ,B <sub>0</sub>	& K <sub>0</sub>
8 mm	Single (4 mm)	4.35 (0.171)	6.25 (0.246)	3.5 ±0.05 (0.138 ±0.002)	4.0 ±0.10 (0.157 ±0.004)	2.5 (0.098)	8.3 (0.327)		
12 mm	Single (4 mm) and double (8 mm)	8.2 (0.323)	10.25 (0.404)	5.5 ±0.05 (0.217 ±0.002)	8.0 ±0.10 (0.315 ±0.004)	4.6 (0.181)	12.3 (0.484)	Note 5	
16 mm	Triple (12 mm)	12.1 (0.476)	14.25 (0.561)	7.5 ±0.05 (0.138 ±0.002)	12.0 ±0.10 (0.157 ±0.004)	4.6 (0.181)	16.3 (0.642)		

- 1. The embossment hole location shall be measured from the sprocket hole controlling the location of the embossment. Dimensions of the embossment location and the hole location shall be applied independently of each other.
- 2. The tape with or without components shall pass around R without damage (see Figure 6.)
- 3. If  $S_1 < 1.0$  mm, there may not be enough area for a cover tape to be properly applied (see EIA Standard 481, paragraph 4.3, section b.)
- 4. B, dimension is a reference dimension for tape feeder clearance only.
- 5. The cavity defined by  $A_{\alpha}$ ,  $B_{\alpha}$  and  $K_{\alpha}$  shall surround the component with sufficient clearance that:
  - (a) the component does not protrude above the top surface of the carrier tape.
  - (b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
  - (c) rotation of the component is limited to 20° maximum for 8 and 12 mm tapes and 10° maximum for 16 mm tapes (see Figure 3.)
  - (d) lateral movement of the component is restricted to 0.5 mm maximum for 8 and 12 mm wide tape and to 1.0 mm maximum for 16 mm tape (see Figure 4.)
  - (e) for KPS product,  $A_0$  and  $B_0$  are measured on a plane 0.3 mm above the bottom of the pocket.
  - (f) see addendum in EIA Standard 481 for standards relating to more precise taping requirements.

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Figure 2 - Punched (Paper) Carrier Tape Dimensions



### **Table 7 - Punched (Paper) Carrier Tape Dimensions**

Metric will govern

Constant Dimensions — Millimeters (Inches)									
Tape Size	D <sub>0</sub>	E <sub>1</sub>	P <sub>0</sub>	P <sub>2</sub>	T <sub>1</sub> Maximum	G Minimum	R Reference Note 2		
8 mm	1.5 +0.10 -0.0 (0.059 +0.004 -0.0)	1.75 ±0.10 (0.069 ±0.004)	4.0 ±0.10 (0.157 ±0.004)	2.0 ±0.05 (0.079 ±0.002)	0.10 (0.004) maximum	0.75 (0.030)	25 (0.984)		
	Variable Dimensions — Millimeters (Inches)								
Tape Size	Pitch	E2 Minimum	F	P <sub>1</sub>	T Maximum	W Maximum	$A_0B_0$		
8 mm	Half (2 mm)	6.25	3.5 ±0.05 (0.138 ±0.002)	2.0 ±0.05 (0.079 ±0.002)	1.1 (0.098)	8.3 (0.327)	Note 1		
8 mm	Single (4 mm)	(0.246)		4.0 ±0.10 (0.157 ±0.004)		8.3 (0.327)			

- 1. The cavity defined by  $A_{o}$ ,  $B_{o}$  and T shall surround the component with sufficient clearance that:
  - a) the component does not protrude beyond either surface of the carrier tape.
  - b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
  - c) rotation of the component is limited to 20° maximum (see Figure 3.)
  - d) lateral movement of the component is restricted to 0.5 mm maximum (see Figure 4.)
  - e) see addendum in EIA Standard 481 for standards relating to more precise taping requirements.
- 2. The tape with or without components shall pass around R without damage (see Figure 6.)



### **Packaging Information Performance Notes**


- 1. Cover Tape Break Force: 1.0 kg minimum.
- 2. Cover Tape Peel Strength: The total peel strength of the cover tape from the carrier tape shall be:

Tape Width	Peel Strength		
8 mm	0.1 to 1.0 newton (10 to 100 gf)		
12 and 16 mm	0.1 to 1.3 newton (10 to 130 gf)		

The direction of the pull shall be opposite the direction of the carrier tape travel. The pull angle of the carrier tape shall be 165° to 180° from the plane of the carrier tape. During peeling, the carrier and/or cover tape shall be pulled at a velocity of 300 ±10 mm/minute.


**3. Labeling:** Bar code labeling (standard or custom) shall be on the side of the reel opposite the sprocket holes. *Refer to EIA Standards 556 and 624*.

### Figure 3 - Maximum Component Rotation




# Maximum Component Rotation Side View $\bigcirc_s^{\circ}$ Tape Maximum Width (mm) Rotation $(\bigcirc_s^{\circ})$ 8,12 20 16 - 56 10 72 - 200 5

### Figure 4 - Maximum Lateral Movement




### Figure 5 - Bending Radius



Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Figure 6 - Reel Dimensions



Note: Drive spokes optional; if used, dimensions B and D shall apply.

### **Table 8 - Reel Dimensions**


Metric will govern

Constant Dimensions — Millimeters (Inches)								
Tape Size	A	B Minimum	С	D Minimum				
8 mm	178 ±0.20		13.0 +0.5/-0.2 (0.521 +0.02/-0.008)	20.2 (0.795)				
12 mm	(7.008 ±0.008) or	1.5 (0.059)						
16 mm	330 ±0.20 (13.000 ±0.008)							
Variable Dimensions — Millimeters (Inches)								
Tape Size	N Minimum	W <sub>1</sub>	W <sub>2</sub> Maximum	W <sub>3</sub>				
8 mm		8.4 +1.5/-0.0 (0.331 +0.059/-0.0)	14.4 (0.567)					
12 mm	50 (1.969)	12.4 +2.0/-0.0 (0.488 +0.078/-0.0)	18.4 (0.724)	Shall accommodate tape width without interference				
16 mm		16.4 +2.0/-0.0 (0.646 +0.078/-0.0)	22.4 (0.882)					


Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### Figure 7 - Tape Leader & Trailer Dimensions



### Figure 8 - Maximum Camber



Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Capacitor Array, COG Dielectric, 10 – 200 VDC, (Commercial & Automotive Grade)



### **KEMET Electronics Corporation Sales Offices**

For a complete list of our global sales offices, please visit www.kemet.com/sales.

### **Disclaimer**

YAGEO Corporation and its affiliates do not recommend the use of commercial or automotive grade products for high reliability applications or manned space flight.

All product specifications, statements, information and data (collectively, the "Information") in this datasheet are subject to change. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to an order at the time the order is placed. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, expressed or implied.

Statements of suitability for certain applications are based on KEMET Electronics Corporation's ("KEMET") knowledge of typical operating conditions for such applications, but are not intended to constitute – and KEMET specifically disclaims – any warranty concerning suitability for a specific customer application or use. The Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by KEMET with reference to the use of KEMET's products is given gratis, and KEMET assumes no obligation or liability for the advice given or results obtained.

Although KEMET designs and manufactures its products to the most stringent quality and safety standards, given the current state of the art, isolated component failures may still occur. Accordingly, customer applications which require a high degree of reliability or safety should employ suitable designs or other safeguards (such as installation of protective circuitry or redundancies) in order to ensure that the failure of an electrical component does not result in a risk of personal injury or property damage.

Although all product-related warnings, cautions and notes must be observed, the customer should not assume that all safety measures are indicated or that other measures may not be required.