

Product Overview

500 V RF Power MOSFET-Driver Full-Bridge Hybrid: 4500 W at 13.56 MHz





Table 1. Ordering Information

Catalog Part Number (CPN)	Package	Packing Media	Qualification
DRF1510	T102	Box	Industrial

Features

- Switching frequency: DC to 30 MHz
- Low pulse width distortion
- 1 V CMOS Schmitt trigger input with 1 V hysteresis
- Isolated backside to 1000 V
- RoHS compliant

Applications

- Class-D, Class-E RF generators
- Switch-mode power amplifiers
- Plasma
- Pulse generators
- CO₂ Lasers
- Semiconductor capital equipment
- Flat-panel displays, industrial glass, photovoltaic
- Induction heating, defrosting, drying
- Hazardous or toxic gas, waste treatment
- Lighting
- Ignition
- Ultrasonic cavitation

Benefits

- High efficiency
- Lower cost, more compact system than non-integrated driver and MOSFET
- Excellent thermal performance for high power density

DRF1510 Reference Design

DRF1510-CLASS-D learning tool and development platform enables minimal time-to-market, including:

- Detailed application note
- Circuit schematics
- Bill of materials
- Circuit board layout
- Theory of operation
- Performance data

1. Device Specifications

This section shows the specifications of this device.

1.1 Absolute Maximum Ratings

The following table shows the absolute maximum ratings of this device. $T_C = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Table 1-1. Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
I_{DD}	Maximum driver supply current	15	A
V_{DD}	Driver power supply voltage	15	V
V_{in}	Input voltage	-5.0 to $V_{DD} + 0.3$	
V_{DSS}	Drain-source voltage	500	
I_D	Continuous drain current	30	A
I_{D_PK}	Peak drain current ¹	34	A
f	Maximum operating frequency	30	MHz

Note:

1. Repetitive rating; pulse width and case temperature are limited by the maximum junction temperature.

1.2 Thermal and Mechanical Characteristics

The following table shows the thermal and mechanical characteristics of this device.

Table 1-2. Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Unit
$R_{\theta JC}$	Junction-to-case thermal resistance (per MOSFET)		0.137		$^\circ\text{C}/\text{W}$
Q	Heat dissipation (per MOSFET)			1095	W
T_J	Operating junction temperature	-55		175	$^\circ\text{C}$
T_A	Operating ambient temperature			125	
T_{STG}	Storage temperature	-40		125	
Wt	Package weight		28.8		g

ESD practices should comply with JESD-625.

1.3 Electrical Performance (per Driver-MOSFET Section)

The following table shows the static characteristics of this device. $T_C = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Table 1-3. Static Characteristics

Symbol	Characteristic	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{DD} = 12\text{ V}$, $V_{in} = 0\text{ V}$, $I_{DS} = 250\text{ }\mu\text{A}$	500			V
$R_{DS(on)}$	Drain-source on-resistance	$V_{DD} = 12\text{ V}$, $I_{DS} = 2\text{ A}$			330	m Ω
V_{DD}	Driver power supply voltage		10		15	V
V_{in}	Input voltage		-5.0		$V_{DD} + 0.3$	
I_{DSS}	Zero-gate voltage drain current	$V_{DS} = 500\text{ V}$, $V_{in} = 0\text{ V}$			25	μA

.....continued

Symbol	Characteristic	Test Conditions	Min.	Typ.	Max.	Unit
I_O	Output current	$HV_{DC} = 400\text{ V}$, $P_{out} = 4500\text{ W}$, Frequency = 13.56 MHz, Duty cycle = 50%			12.5	A

The following table shows the dynamic characteristics of this device. $T_C = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Table 1-4. Dynamic Characteristics

Symbol	Characteristic	Test Conditions	Min	Typ	Max	Unit
C_{in}	Input capacitance	$V_{DD} = 12\text{ V}$, $V_{DS} = 0\text{ V}$, $V_{in} = 0\text{ V}$, $f = 1\text{ MHz}$		35		pF
C_{oss}	Output capacitance	$V_{in} = 0\text{ V}$, $V_{DS} = 150\text{ V}$, $f = 1\text{ MHz}$		210		
$t_{d(on)}$	Turn-on delay time (50% to 50%)	$V_{DD} = 12\text{ V}$, $V_{in} = 0\text{ V to } 5\text{ V}$, $R_L = 16.6\ \Omega$, $C_L = 0.4\text{ nF}$		24.8		ns
t_r	Voltage rise time (10% to 90%)			6.5		
$t_{d(off)}$	Turn-off delay time (50% to 50%)			31.6		
t_f	Voltage fall time (90% to 10%)			5.2		
$V_{T(on)}$	Turn-on threshold voltage		$V_{DD} = 12\text{ V}$, $V_{in} = 0\text{ V to } 5\text{ V ramp}$	2.20		2.70
$V_{T(off)}$	Turn-off threshold voltage	$V_{DD} = 12\text{ V}$, $V_{in} = 5\text{ V to } 0\text{ V ramp}$	0.95		1.35	
R_{in}	Input resistance			1		M Ω

1.4 Typical Performance Curves

This section shows the typical performance curves of this device. Data for performance curves are characterized, not 100% tested.



Figure 1-1. $R_{DS(on)}$ vs. Junction Temperature**Figure 1-2.** Capacitance vs. Drain-to-Source Voltage

Figure 1-3. Forward Safe Operating Area




Figure 1-4. Output Power and Efficiency vs. HV_{DC}





Figure 1-5. Test Setup Diagram



Note: See application note DRF1510 Class-D Full-Bridge RF Generator with Internal Cooling System.

Figure 1-6. Maximum Transient Thermal Impedance





Figure 1-7. Transient Thermal Impedance Model



2. Test Circuits

The following figure shows the test circuits for each driver-MOSFET section of this device.

Figure 2-1. Simplified Circuit Diagram





Figure 2-2. Test Configurations



Note: The DRF1510 Test Circuits illustrated are for reference only. These four circuits allow each of the sections in the Full Bridge to be tested independently. Circuits A, C are configured to test the lower or negative supply section of the DRF1510, and Circuits B, D are configured to test the upper or positive supply section. This method ties all pins of the unused section to the output Circuits A, C or the ground Circuits B, D.


3. Package Specification

This section shows the package specification of this device.

3.1 Package Outline Drawing

The following figure illustrates the package outline of this device. The dimensions in the figure below are in millimeters.

Figure 3-1. Package Outline Drawing




Hazardous Material Warning!

The white ceramic portion of the device between leads and mounting flange is beryllium oxide, BeO. Beryllium oxide dust is highly toxic when inhaled. Care must be taken during handling and mounting to avoid damage to this area. These devices must never be thrown away with general industrial or domestic waste.

The following figure illustrates the pin assignments of this device.

Figure 3-2. Pin Assignments



The following table shows the terminal pinout of this device.

Table 3-1. Terminal Pinout

Pin	Assignment	Pin	Assignment
Pin 1	PGND Low Side 1	Pin 17	FGND High Side 1
Pin 2	V _{DD} Low Side 1	Pin 18	FGND High Side 2
Pin 3	V _{in} Low Side 1	Pin 19	V _{DD} High Side 2
Pin 4	SGND Low Side 1	Pin 20	SGND High Side 2
Pin 5	V _{DD} Low Side 1	Pin 21	V _{in} High Side 2
Pin 6	PGND	Pin 22	V _{DD} High Side 2
Pin 7	V _{DD} Low Side 2	Pin 23	FGND High Side 2
Pin 8	V _{in} Low Side 2	Pin 24	Source
Pin 9	SGND Low Side 2	Pin 25	Drain
Pin 10	V _{DD} Low Side 2	Pin 26	Output 1
Pin 11	PGND Low Side 2	Pin 27	Source
Pin 12	FGND High Side 1	Pin 28	Drain
Pin 13	V _{DD} High Side 1	Pin 29	Output 2
Pin 14	SGND High Side 1	Pin 30	Source
Pin 15	V _{in} High Side 1	Pin 31	Drain
Pin 16	V _{DD} High Side 1		

Notes:

- FGND: Floating ground
- PGND: Power ground
- SGND: Signal ground

4. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 4-1. Revision History

Revision	Date	Description
C	12/2024	The following changes were made in this revision: <ul style="list-style-type: none">• Updated Figures 1-2 and 1-4.• Updated values in Tables 1-1, 1-3, and 1-4.• Added explanatory circuit note below Test Configuration diagram Figure 2-2.
B	10/2024	The following changes were made in this revision: <ul style="list-style-type: none">• Added Reference Design information to Product Overview section.• Added SGND definition to note in Terminal Pinout table in Package Outline Drawing section.• Updated title for Figure 1-3.
A	09/2024	Document migrated from Microsemi template to Microchip template; Assigned Microchip literature number DS-00005554A, which replaces the previous Microsemi literature number 050-4985.
Initial release (Microsemi Revisions A and B)	12/2015 – 03/2017	Initial releases.

Microchip Information

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 979-8-3371-0042-5

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED

WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.