eGaN® FET DATASHEET EPC2031

EPC2031 – Enhancement Mode Power Transistor

 $\overline{V_{DS}}$, 60 V $R_{DS(on)}$, 2.6 m Ω I_D , 48 A









Revised June 19, 2020

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





	Maximum Ratings					
	PARAMETER	VALUE	UNIT			
W	Drain-to-Source Voltage (Continuous)		V			
V _{DS}	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	72	V			
	Continuous ($T_A = 25$ °C, $R_{\theta JA} = 11$ °C/W)	48	۸			
I _D	Pulsed (25°C, $T_{PULSE} = 300 \mu s$)	450	Α			
W	Gate-to-Source Voltage	6				
V _{GS}	Gate-to-Source Voltage	-4	V			
T	Operating Temperature	-40 to 150	°C			
T _{STG}	Storage Temperature	-40 to 150				

	Thermal Characteristics				
	PARAMETER TYP UNIT				
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.45			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	3.9	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	45			

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 1 \text{ mA}$	60			V
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 48 \text{ V}$		0.1	0.8	mA
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		1	9	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.1	0.8	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 15 \text{ mA}$	0.8	1.4	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 30 \text{ A}$		2	2.6	mΩ
V_{SD}	Source-Drain Forward Voltage#	$V_{GS} = 0 \text{ V, } I_S = 0.5 \text{ A}$		1.8		V

Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.



Die size: 4.6 x 2.6 mm

EPC2031 eGaN® FETs are supplied only in passivated die form with solder bumps.

Applications

- High frequency DC-DC conversion
- Motor drive
- · Industrial automation
- · Synchronous rectification
- Class-D audio

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2031

eGaN® FET DATASHEET EPC2031

Dynamic Characteristics# (T _J = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance			1640	2000	
C _{RSS}	Reverse Transfer Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$		35		
C _{OSS}	Output Capacitance			980	1500	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V 0VV 0+- 20V		1340		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 30 \text{ V}$		1580		
R_{G}	Gate Resistance			0.4		Ω
Q_{G}	Total Gate Charge	$V_{GS} = 5 \text{ V}, V_{DS} = 30 \text{ V}, I_D = 30 \text{ A}$		16	21	
Q _{GS}	Gate-to-Source Charge			5		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 30 \text{ V}, I_D = 30 \text{ A}$		3.2		
Q _{G(TH)}	Gate Charge at Threshold			3.6		nC
Qoss	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$		48	72	
Q _{RR}	Source-Drain Recovery Charge			0		

 $[\]hbox{\tt\# Defined by design. Not subject to production test.}\\$

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical $R_{DS(on)}\, vs.\, V_{GS}$ for Various Drain Currents





Figure 4: Typical $R_{DS(on)}$ vs. V_{GS} for Various Temperatures



All measurements were done with substrate connected to source.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}. Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

eGaN® FET DATASHEET EPC2031

Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics





Figure 9: Typical Normalized On-State Resistance vs. Temp.



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

eGan® FET DATASHEET EPC2031

Figure 10: Typical Normalized Threshold Voltage vs. Temp.

1.40

1.30

1.20

1.10

1.00

0.90

0.80

75

T_J – Junction Temperature (°C)

100

125

150

Normalized Threshold Voltage

0.70

0.60

0

25

50

Figure 11: Safe Operating Area






Figure 12: Typical Transient Thermal Response Curves




t₁, Rectangular Pulse Duration, seconds



eGaN® FET DATASHEET EPC2031

TAPE AND REEL CONFIGURATION




	Dimension (mm)		
EPC2031 (Note 1)	Target	MIN	MAX
a	12.00	11.90	12.30
b	1.75	1.65	1.85
c (Note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	8.00	7.90	8.10
f (Note 2)	2.00	1.95	2.05
q	1.50	1.50	1.60

Die is placed into pocket solder bump side down (face side down)


Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS



Dona		Laser Markings	
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2031	2031	YYYY	ZZZZ



DIM	Micrometers			
DIM	MIN	Nominal	MAX	
A	4570	4600	4630	
В	2570	2600	2630	
c	1000	1000	1000	
d	500	500	500	
e	285	300	315	
f	332	369	406	

Pads 1 and 2 are Gate;

Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain;

Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source;


Pad 12 is Substrate*

*Substrate pin should be connected to Source

eGaN® FET DATASHEET EPC2031

RECOMMENDED **LAND PATTERN**

(units in μ m)



Land pattern is solder mask defined.

Pads 1 and 2 are Gate;

Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain;


Pads 3, 4, 10, 11, 13, 14, 20, 21, 22, 23, 24 are Source;

Pad 12 is Substrate*

*Substrate pin should be connected to Source

RECOMMENDED STENCIL DRAWING


(units in μ m)




Recommended stencil should be 4 mil (100 μ m) thick, must be laser cut, openings per drawing.

RECOMMENDED STENCIL DRAWING

(units in μ m)





Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing.

Additional assembly resources available at https://epc-co.com/epc/design-support

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice.