



**128K X 36, 256K X 18
3.3V Synchronous SRAMs
3.3V I/O, Flow-Through Outputs
Burst Counter, Single Cycle Deselect**

**AS8C403625
AS8C401825**

Features

- ◆ 128K x 36, 256K x 18 memory configurations
- ◆ Supports fast access times:
Commercial:
 - 7.5ns up to 117MHz clock frequency
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BW_x)
- ◆ 3.3V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 3.3V I/O
- ◆ Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- ◆ Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP),

Description

The AS8C403625/1825 are high-speed SRAMs organized as 128K x 36/256K x 18. The AS8C403625/1825 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the AS8C403625/1825 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The AS8C403625/1825 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

Pin Description Summary

Pin Name	Function	Input/Output	Characteristics
A ₀ -A ₁₇	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS ₀ , CS ₁	Chip Selects	Input	Synchronous
OE	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW ₁ , BW ₂ , BW ₃ , BW ₄ ⁽¹⁾	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ -I/O ₃₁ , I/O ₁ -I/O ₄	Data Input / Output	I/O	Synchronous
V _{DD} , V _{DDO}	Core Power, I/O Power	Supply	N/A
V _{SS}	Ground	Supply	N/A

NOTE:

1. BW₃ and BW₄ are not applicable for the AS8C401825.

5280tbl 01

SEPTEMBER 2010


Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low.
\overline{ADSC}	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. \overline{ADSC} is an active LOW input that is used to load the address registers with new addresses.
\overline{ADSP}	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. \overline{ADSP} is an active LOW input that is used to load the address registers with new addresses. \overline{ADSP} is gated by \overline{CE} .
\overline{ADV}	Burst Address Advance	I	LOW	Synchronous Address Advance. \overline{ADV} is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
\overline{BWE}	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW_1}$ - $\overline{BW_4}$. If \overline{BWE} is LOW at the rising edge of CLK then $\overline{BW_x}$ inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
$\overline{BW_1}$ - $\overline{BW_4}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW_1}$ controls I/O ₀₋₇ , I/O _{P1} , $\overline{BW_2}$ controls I/O ₈₋₁₅ , I/O _{P2} , etc. Any active byte write causes all outputs to be disabled.
\overline{CE}	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CS ₀ and CS ₁ to enable AS8C403625/1825. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS ₀ is used with \overline{CE} and CS ₁ to enable the chip.
CS ₁	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS ₁ is used with \overline{CE} and CS ₀ to enable the chip.
\overline{GW}	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. \overline{GW} supersedes individual byte write enables.
I/O ₀ -I/O ₃₁ I/O _{P1} -I/O _{P4}	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
\overline{LBO}	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When \overline{LBO} is HIGH, the inter-leaved burst sequence is selected. When \overline{LBO} is LOW the Linear burst sequence is selected. \overline{LBO} is a static input and must not change state while the device is operating.
\overline{OE}	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
TMS	Test ModeSelect	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test DataOutput	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
\overline{TRST}	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used \overline{TRST} can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C403625/1825 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull-down.
V _{DD}	Power Supply	N/A	N/A	3.3V core power supply.
V _{DDQ}	Power Supply	N/A	N/A	3.3V I/O Supply.
V _{SS}	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial Values	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current	50	mA

5280 tbl 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD terminals only.
- VDDQ terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- TA is the "instant on" case temperature.

**100 Pin TQFP Capacitance
(TA = +25° C, f = 1.0mhz)**

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5280 tbl 07

**165 fBGA Capacitance
(TA = +25° C, f = 1.0mhz)**

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

NOTE:

5280 tbl 07b

- This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature Supply Voltage

Grade	Temperature ⁽¹⁾	VSS	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

5280 tbl 04

NOTES:

- TA is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	V
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	V
VSS	Supply Voltage	0	0	0	V
VIH	Input High Voltage - Inputs	2.0	—	VDD +0.3	V
VIH	Input High Voltage - I/O	2.0	—	VDDQ +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	—	0.8	V

5280 tbl 06


- VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
- VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

**119 BGA Capacitance
(TA = +25° C, f = 1.0mhz)**

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

5280 tbl 07a

Pin Configuration – 128K x 36




100 TQFP Top View

NOTES:

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is $\leq V_{IL}$.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 18



**100 TQFP
Top View**

NOTES:

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is \leq VIL.
 2. Pin 64 can be left unconnected and the device will always remain in active mode.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_L $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	μA
$ I_L $	ZZ, \overline{LBO} and JTAG Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	μA
$ I_O $	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DD}, \text{Device Deselected}$	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +8mA, V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -8mA, V_{DD} = \text{Min.}$	2.4	—	V

5280 tbl 08

NOTE:

1. The \overline{LBO} , TMS, TDI, TCK and \overline{TRST} pins will be internally pulled to V_{DD} and the ZZ in will be internally pulled to V_{SS} if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ⁽¹⁾

Symbol	Parameter	Test Conditions	7.5ns	8ns		8.5ns		Unit
			Com'l Only	Com'l	Ind	Com'l	Ind	
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	255	200	210	180	190	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	30	30	35	30	35	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	90	85	95	80	90	mA
I_{ZZ}	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	30	30	35	30	35	mA

5280 tbl 09

1. All values are maximum guaranteed values.

2. At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{Cyc}$ while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.


3. For I/Os $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$.

AC Test Conditions ($V_{DDQ} = 3.3V$)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1


5280 tbl 10

AC Test Load



5280 drw 03

Figure 1. AC Test Load



5280 drw 05

Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table ^(1,3)

Operation	Address Used	\overline{CE}	CS_0	\overline{CS}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{GW}	\overline{BWE}	\overline{BWx}	$\overline{OE}^{(2)}$	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	\uparrow	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	\uparrow	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	\uparrow	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	\uparrow	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	\uparrow	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	\uparrow	Dout
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	\uparrow	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	\uparrow	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	\uparrow	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	\uparrow	Hi-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	\uparrow	Din
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	\uparrow	Din
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	\uparrow	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	\uparrow	Hi-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	\uparrow	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	\uparrow	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	\uparrow	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	\uparrow	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	\uparrow	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	\uparrow	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	\uparrow	Dout
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	\uparrow	Din
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	\uparrow	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	\uparrow	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	\uparrow	Din
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	\uparrow	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	\uparrow	Hi-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	\uparrow	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	\uparrow	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	\uparrow	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	\uparrow	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	\uparrow	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	\uparrow	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	\uparrow	Din
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	\uparrow	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	\uparrow	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	\uparrow	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	\uparrow	Din

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ - low for the table.

5280 IBI 11

Synchronous Write Function Truth Table (1, 2)

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽³⁾	H	L	L	H	H	H
Write Byte 2 ⁽³⁾	H	L	H	L	H	H
Write Byte 3 ⁽³⁾	H	L	H	H	L	H
Write Byte 4 ⁽³⁾	H	L	H	H	H	L

5280 tbl 12

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the AS8C401825.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table (1)

Operation ⁽²⁾	\overline{OE}	\overline{Z}	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5280 tbl 13

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO}=V_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5280 tbl 14

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO}=V_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

5280 tbl 15

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics(V_{DD} = 3.3V ±5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	7.5ns ⁽⁵⁾		8ns		8.5ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameter								
t _{CYC}	Clock Cycle Time	8.5	—	10	—	11.5	—	ns
t _{CH} ⁽¹⁾	Clock High Pulse Width	3	—	4	—	4.5	—	ns
t _{CL} ⁽¹⁾	Clock Low Pulse Width	3	—	4	—	4.5	—	ns
Output Parameters								
t _{CD}	Clock High to Valid Data	—	7.5	—	8	—	8.5	ns
t _{CDC}	Clock High to Data Change	2	—	2	—	2	—	ns
t _{AZ} ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	ns
t _{CHZ} ⁽²⁾	Clock High to Data High-Z	2	3.5	2	3.5	2	3.5	ns
t _{OE}	Output Enable Access Time	—	3.5	—	3.5	—	3.5	ns
t _{OLZ} ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Enable High to Output High-Z	—	3.5	—	3.5	—	3.5	ns
Set Up Times								
t _{SA}	Address Setup Time	1.5	—	2	—	2	—	ns
t _{SS}	Address Status Setup Time	1.5	—	2	—	2	—	ns
t _{SD}	Data In Setup Time	1.5	—	2	—	2	—	ns
t _{SW}	Write Setup Time	1.5	—	2	—	2	—	ns
t _{SAV}	Address Advance Setup Time	1.5	—	2	—	2	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.5	—	2	—	2	—	ns
Hold Times								
t _{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HS}	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HAV}	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters								
t _{ZZPW}	ZZ Pulse Width	100	—	100	—	100	—	ns
t _{ZZR} ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	ns
t _{CFG} ⁽⁴⁾	Configuration Set-up Time	34	—	40	—	50	—	ns

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the \overline{LBO} input. \overline{LBO} is a static input and must not change during normal operation.
5. Commercial temperature range only.

5280 tbl 16


Timing Waveform of Flow-Through Read Cycle ^(1,2)



NOTES:

1. O1(Ax) represents the first output from the external address Ax. O1(Ay) represents the first output from the external address Ay; O2(Ay) represents the next output data in the burst sequence of the base address Ay, etc. Where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LB0 input.
2. ZZ input is LOW and LB0 is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Combined Flow-Through Read and Write Cycles^(1,2,3)



NOTES:

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. Z_Z input is LOW and LBO is Don't Care for this cycle.
3. O1(Ay) represents the first output from the external address Ay; O1(Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.


Timing Waveform of Write Cycle No. 1 - \overline{GW} Controlled ^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{BWE} is HIGH and \overline{LBO} is Don't Care for this cycle.
 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ay) represents the first input from the external address Ay. I1 (Ax) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input. In the case of input I2 (Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Write Cycle No. 2 - Byte Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. O4(Aw) represents the final output data in the burst sequence of the base address Aw. I1(Ay) represents the first input from the external address Ay. I2(Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input. In the case of input I2(Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected Mode.
2. $\overline{[B\bar{O}]}$ is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS₀ timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when CE and CS_1 are LOW on this waveform, CS_0 is HIGH.

Non-Burst Read Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

5280 drw 10


Non-Burst Write Cycle Timing Waveform



5280 drw 11

NOTES:

1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
4. For write cycles, ADSP and ADSC have different limitations.

JTAG Interface Specification (SA Version only)

M5280 drw 01

NOTES:

1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
2. Device outputs = All device outputs except TDO.
3. During power up, $\overline{\text{TRST}}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{\text{TRST}}$ is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter			
		Min.	Max.	Units
tJCYC	JTAG Clock Input Period	100	—	ns
tJCH	JTAG Clock HIGH	40	—	ns
tJCL	JTAG Clock Low	40	—	ns
tJR	JTAG Clock Rise Time	—	5 ⁽¹⁾	ns
tJF	JTAG Clock Fall Time	—	5 ⁽¹⁾	ns
tJRST	JTAG Reset	50	—	ns
tJRSR	JTAG Reset Recovery	50	—	ns
tJCD	JTAG Data Output	—	20	ns
tJDC	JTAG Data Output Hold	0	—	ns
tJS	JTAG Setup	25	—	ns
tJH	JTAG Hold	25	—	ns

M5280 tbl 01

NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

M5280tbl 03

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
Device ID (27:12)	0x22C, 0x22E	Defines AS8C403625/1825
JEDEC ID (11:1)	0x33	Allows unique identification of device vendor.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

I5280 tbl 02

Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED	Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0100
RESERVED		0101
RESERVED		0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED	Same as above.	1001
RESERVED		1010
RESERVED		1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

I5280 tbl 04

NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

ORDERING INFORMATION

Alliance	Organization	VCC Range	Package	Operating Temp	Speed ns
AS8C403625-QC75N	128K x 36	3.1 - 3.4V	100 pin TQFP	Comercial 0 - 70C	7.5
AS8C401825-QC75N	256K x 18	3.1 - 3.4V	100 pin TQFP	Comercial 0 - 70C	7.5

PART NUMBERING SYSTEM

AS8C	Device	Conf.	Mode	Package	Operating Temp	Speed	N
Sync. SRAM prefix	40 = 4M	18= x18 36 = x36	01= ZBT 00 = Pipelined 25 = Flow- Thru	Q = 100 Pin TQFP	0 ~ 70C	7.5 ns	N= Leadfree



Alliance Memory, Inc.
 551 Taylor way, suite#1,
 San Carlos, CA 94070
 Tel: 650-610-6800
 Fax: 650-620-9211
www.alliancememory.com

Copyright © Alliance Memory

All Rights Reserved

Part Number: AS8C403625/401825

Document Version: v. 1.0

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.