											RE	VISI	ONS	3												
.TR								ESC	RIPT	ION									DATE	(YR-	MO-D	A)	AP	PRO	OVED	1
А	Chang Delet Conve	te gi	roup	C	prog	ramn	nabi	lity	te	st a							e Y.		86 \$	SEP	23		W.	d.	1	u
В	Add v CAGE												Cha	ange	dr	awir	ng		88	MAY	26		M	.d.	The state of the s	K
											<u> </u>															
CU	IRRE	ENT	тс	) A	GE	E C	OE	ÞΕ	67	26	8															
	IRRE	ENT	T (	<b>:</b> A(	GE	C	00	ÞΕ	67	26	8															
REV		EN <sup>-</sup>	r c	A	GE	E C	OE	E	67	26	8													F		<u> </u>
REV SHEET		EN <sup>-</sup>	T C	A	GE	c	00	ÞΕ	67	26	8															
REV SHEET		EN <sup>-</sup>	T (	A	GE	C	OE	DE .	67	26	8															
REV SHEET REV SHEET			T C		GE	<b>C</b>		B	67	<b>26</b>		В	В	В	В	В	В	В	В	В	В	В	В	В	E	
REV SHEET REV SHEET					GE							B 7	B 8	B 9	B 10	$\vdash$	B 12		B 14		B 16	$\vdash$	B 18	⊢	+	+
REV SHEET SHEET REV S' OF SH	TATUS		RE		GE	B 1 PRE	B 2	B 3	B 4	В	В	$\vdash$	-	$\vdash$	10	11	12	13	14	15	16	17	18	19	20	+
REV SHEET REV SHEET REV S' OF SH	TATUS JEETS	F	REV	/	GE	B 1 PRE	B 2 PARE	B 3 D BY	B 4	В	В	$\vdash$	-	$\vdash$	10	11	12 NSE	13 <b>ELEC</b>	14	15	16 S <b>SU</b>	17	18	19	20	+
REV SHEET SHEET REV S' OF SH	TATUS JEETS N/A	T-	REV	/	GE	B 1 PRE	B 2 PARE	B 3 D BY	B 4	B 5	B 6	7	-	9	10	11 DEFE	12 NSE	13 ELEC DAY	14 CTRO	15 NIC: OHI	16 S SU O 45	17 PPLY	18	19	20	+
REV SHEET REV SHEET OF SH PMIC I	TATUS IEETS N/A ANDA MILI'	L RD	REV	/	GE	B 1 PRE	B 2 PARE	B 3 D BY	B 4	В	B 6	7	-	9 	10 ICRO	DEFE OCIR	12 NSE	ELECTORY	14 TON, N-CH	NIC: OHI	16 S SU O 45	17 PPLY 444 MOS	18 ' CEN	19	20	+
REV REV REV SHEET SHEET STA	TATUS IEETS N/A ANDA MILI'	ARD	REY	/ EET		B 1 PRE	B 2 PARE	B 3 D BY	B 4	B 5	B 6	7	-	9 	10 ICRO	DEFE OCIR	12 NSE	ELECTORY	14 TON, N-CH	NIC: OHI	16 S SU O 45	17 PPLY 444 MOS	18 ' CEN	19	20	+
REV SHEET REV SHEET SHEET STA	TATUS IEETS N/A ANDA MILI'	ARD TAF WIN	REY	ED		B 1 PREE	B 2 PARE CKE	B 3 3 D BY	B 4	B 5	B 6	7	-	9 M M	10 ICRO	DEFE OCIR	12 NSE	ELECTORY  S, IF WOLLI	14 TON, N-CH	NIC: OHIO ANN 32	16 S SU O 45	PPLY 444 MOS	18 ' CEN	19 SIT	20	+

AMSC N/A DESC FORM 193-1 SEP 87

» U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912

OF

1

SHEET

5962-E917


20

В

#### 1. SCOPE

1.1~Scope. This drawing describes device requirements for class B microcircuits in accordance with  $1.\overline{2.1}$  of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Frequency
01	8751H-8	8-bit microcomputer with 32 K-bit UVEPROM	8.0 MHz max
02	8751H	8-bit microcomputer with 32 K-bit UVEPROM	12.0 MHz max

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

# Outline letter

Case outline 1/

Q Y D-5 (40-lead, 2.096" x .620" x .225"), dual-in-line package C-5 (44-terminal, .662" x .662" x .120"), square chip carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

 $\overline{1/}$  Lid shall be transparent to permit ultraviolet light erasure. Z/ All voltages referenced to  $V_{SS}.$ 

# STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

	REVISION LEVEL	SHEET	-
SIZE A		84190	

## 2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

## 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
- 3.2.3 Programmed EPROM device. The requirements for supplying programmed EPROM devices are not part of this drawing.
  - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	:			84190	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	-	SHEET	3

	TABLE	I. <u>E1</u>	ectrical p	erform	ance cha	racteris	tics.			
Test	Symbol		Condi -55°C < T <sub>C</sub> V <sub>CC</sub> = 5.0 ess otherw	< +12 ▼ ±10	6		Group A  subgroups		mits     Max	  Unit 
Input low voltage	IV <sub>IL</sub>	<u> </u> 				   A11 	1, 2, 3	   	0.7	   V 
Input high voltage (except XTAL2, RST)	IV <sub>IH</sub>					   A11 	1, 2, 3	2.2	1	V
Input high voltage to XTAL2, RST	V <sub>IH1</sub>	  XTAL1 =	= V <sub>SS</sub>		_	A11	1, 2, 3	2.5		V
Output low voltage ports 1, 2, 3	V <sub>OL</sub>	I <sub>OL</sub> = 1	L.2 mA			A11	1, 2, 3	   	0.45	i v I
Output low voltage port O ALE, PSEN	V <sub>OL</sub> 1	$I_{OL} = 2$ $I_{OL} = 2$				A11 	1, 2, 3		0.60	1
Output high voltage ports 1, 2, 3	ν <sub>OH</sub>	I <sub>OH</sub> = -	·60 μA			A11	1, 2, 3	2.4	1	V
Output high voltage port O (in external bus mode), ALE, PSEN	ν <sub>OH1</sub>	I <sub>OH</sub> = -	-300 μA			A11	1, 2, 3	2.4		V 
Logical O input current P1, P2, P3	IIL	V <sub>IN</sub> = (	0.45 V			A11	1, 2, 3		  -500 	   μ <b>A</b> 
Logical O input current to EA/Vpp	II <sub>IL1</sub>	V <sub>IN</sub> = (	).45 V			A11	1, 2, 3		   -15 	   mA 
Logical O input current to XTAL2	II <sub>IL2</sub>	  XTAL1 = 	= V <sub>SS</sub> V <sub>II</sub>	N = 0.4	15 V	A11	1, 2, 3		-4.5	l mA
Input leakage current to port 0	ILI	  0.45 < 	A <sup>IM</sup> < A <sup>CC</sup>			All	1, 2, 3	   	±125	ļ μA
Logical input current to EA/Vpp	IIIH	V <sub>IN</sub> = 2	2.4 V			A11	   1, 2, 3 	!     	   500 	   μΑ 
Input current to RST/V <sub>PD</sub> to activate reset	I <sub>IH1</sub>	AIN <	(V <sub>CC</sub> - 1.5	٧)		A11	1, 2, 3	   	500	μA
Power supply current	I CC	A]] out  EA = V <sub>(</sub>	tputs disc	onnect	ed,	   A11 	1, 2, 3	  - 	   275 	mA   
Capacitance of I/O buffers	c <sub>I/0</sub>	  fc = 1  See 4.3	MHz, T <sub>C</sub> =	+25°C		A11	4		10	pF
See footnotes at end of tab	le.									
STANDARDIZE MILITARY DRAV			SIZE <b>A</b>				84	190		
DEFENSE ELECTRONICS SU DAYTON, OHIO 45	PPLY CEN	TER			REVISION		S	HEET	4	

DESC FORM 193A SEP 87

TAE	LE I.	Electrical p	erformance	char	acter	istics -	Conti	nued.				
Test	  Symbol	l Con	ditions		De-	  Group Al		nits	Limi	ts <u>2</u> /	Unit	
		-55°C < '	T <sub>C &lt;</sub> +125° 5.0 V ±10%	C	vice type		Min	Max   	Min 	Max   	-    -	
Oscillator period	t <sub>Cl Cl</sub>	  C <sub>L</sub> (Port 0,				9,10,11	125 83	286	t <sub>CLCL</sub>	tcLCL	ns	
High time $1/3/$	tcHCX	100 pF  C <sub>L</sub> (all other		İ	ATT	į	20	1 200	20	<del> </del>	- <u>i</u>	
Low time $1/3/$	tCLCX	ifmax = 8 MH		`			20	 	20	<u> </u>	1	
Rise time $1/3/$	t <sub>CLCH</sub>	f <sub>MAX</sub> = 0 fm2 						20	!	20		
all time $1/3/$	truri	    See figures						20	<u> </u>	20		
ALE pulse width	t <sub>LHLL</sub>	   	o una i	<del></del> '	01		195 112	ļ	2tcLCL	<del>i                                     </del>	-i	
Address valid to ALE	tAVLL	į			01		70		t <sub>CLCL</sub>	<u> </u>	- <u>i</u>	
Address hold after ALE	tLLAX				01		75	<u> </u>	tcLCL 1 -50	İ	-j	
ALE to valid instr in	tLLIV	<u> </u> 		į	01			335	j	4t <sub>CLCL</sub>	j	
ALE to PSEN	tLLPL	j I		į	01	j	85 43		t <sub>CLCL</sub>	   	İ	
PSEN pulse width	tpLPH	j I		İ	01 02		300 175		3tcLCL -75	<u>.</u>   	j	
PSEN to valid instr in	tpLIV	   		ĺ	01 02	j		210 85		3tclcL -165	j	
Input instr hold after PSEN	tpXIX	   			All		0	   	0	1	-   	
Input instr float after PSEN	t <sub>PXIZ</sub>	i ! !		j   	01 02			90	j   	t <sub>CLCL</sub> -35	- <b>i</b> ! !	
PSEN to address valid	tPXAV	 		İ	01		100 58		t <sub>CLCL</sub>	Ī	-  	
Address to valid instr	tAVIV			İ	01 02			460 252	 	5tcLCL -165	-   	
1/ Address float to PSEN	t <sub>AZPL</sub>	 		į	ATT		0		0		- 	
RD pulse width	t <sub>RLRH</sub>	<u> </u>			01		650 400		6tcLCL -100	1	- 	
R pulse width	twLWH	! !		 	01 02		650 400		6t <sub>CLCL</sub>   -100	1	<u> </u>	
Address hold after ALE	<u> </u>	! !			01 02	   <b> </b>	75 33		tcicl 1-50		<u> </u>	
RD to valid data in	t <sub>RLDV</sub>	<u> </u>		 	01 02			440   232		5t <sub>CLCL</sub>   -185	    -	
Data hold after RD	t <sub>RHDX</sub>	<u> </u>		 	ATT		0		I 0 I	l	<u> </u>	
$\frac{1}{\text{Data float after }\overline{\text{RD}}}$	t <sub>RHDZ</sub>	! !			01	 		165 82	<u> </u>	2tcLcL -85	1	
ALE to valid data in	tLLDY			 	01			830 496	 	8tcLCL   -170	]	
<u>fn</u>	tAVDV	<u> </u>			01 02	ľ		940 565		9t <sub>CLCL</sub>   -185		
See footnotes at end of	table.			1			_					
STANDARD			SIZE <b>A</b>						04100			
MILITARY DE DEFENSE ELECTRONICS DAYTON, OHIO	SUPPLY				REVI	SION LEVE	L L		SHEET	5	_	

	-55°C < T <sub>C</sub> < *125°C	vice	Group A	Min	Max	Min	May	Uni
			groups  				Max	
tliwi		1 02	9,10,11	185	440 315		3t <sub>CLCL</sub> +65	   ns 
		02	ì	355 188	l 	4tclcL   -145	 	
tQVWX		01 02		<b>40</b> 0		t <sub>CLCL</sub>   -85 		
LOVWII	See figures 3 and 4 <b>4/</b>  If <sub>MAX</sub> = 8 MHz device OI	01		800 508		7tcLCL   -75		
<sup>t</sup> WHQX	f <sub>MAX</sub> = 12 MHz device 02	01	<u> </u>	60 18		tclcL -65		
RLAZ	.,,,,,,	ATT		0		0		
twhLH		01		60 18	190 148	t <sub>CLCL</sub>	t <sub>CLCL</sub> +65	1
1	tavwi tovwx tovwii twhox	CL (Port C. ALE, FSEN) =  tQVWX   CL (Port C. ALE, FSEN) =  100 pF   CL (all piners) = 80 pF  tQVWH   See figures 3 and 4 4/   fMAX = 8 MHz device OT  tWHQX   fMAX = 12 MHz device O2  tRLAZ	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

- 1/ Tested only initially and after any design changes.
- 2/ Variable oscillator equations provided for design purposes.
- 3/ Required external clock drive characteristics (XTAL2).
- 4/ AC testing: inputs are oriven at 2.4 % for a logic "1" and 0.45 % for a logic "0". Timing measurements are made at 2.0 % for a logic "1" and 0.8 % for a logic "0".
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-SID-883 (see 3.1 herain).
- 3.8 Verification and review. 0550, 1680's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.9 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer perfor to delivery.
- 3.9.1 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.9.2 Programmability of EPROMS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and table III.
- 3.9.3 Verification of erasure of programmability of EPROMS. When specified, devices shall be verified as either programmed to the specified pattern or crased. As a minimum, verification shall consist of performing a functional cost (cubgroup 1, to verify that all bits are in the proper state. Any bit that does not verify to be in the groper state shall constitute a device failure, and shall be removed from the lat.

STANDARDIZEO	SIZE			<del></del>
MILITARY DRAWING		and paternaghing to the		84190
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	化分类性 化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	REVISION LEVE	L	<b>SHEET</b> 6

#### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
  - c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps.
    - (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.9.2). The remaining cells shall provide a worst case speed pattern.
    - (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
    - (3) Perform a margin test using Ym = +5.9 V at  $+25^{\circ}\text{C}$  using loose timing (i.e.,  $T_{ACC} = 1 \mu s$ ).
    - (4) Perform dynamic burn-in (see 4.2a).
    - (5) Margin at Vm = 5.9 V.
    - (6) Perform electrical tests (see 4.2).
    - (7) Erase (see 3.9.1), except devices submitted for groups A, B, C, and D testing.
    - (8) Verify erasure (see 3.9.3).
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 shall be measured only for the initial test and after process or design changes which may affect capacitance.
    - d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for group C and D testing).
    - e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved source of supply.

STANDARDIZED MILITARY DRAWING	SIZE			84190	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	L	SHEET 7	7

# TABLE II. Electrical test requirements.

   MIL-STD-883 test requirements   	Subgroups (per method   5005, table I) 1/ 2/ 3/ 4/
Interim electrical parameters   (method 5004) 	
Final electrical test parameters   (method 5004) 	1*, 2, 3, 7, 9
Group A test requirements   (method 5005) 	1, 2, 3, 7, 8, 1 9, 10, 11
[Groups C and D end-point   electrical parameters   (method 5005) 	2, 8A, 10     or     1, 2, 3
Additional electrical subgroups   for group C periodic   inspections	

- 1/ (\*) Indicates PDA applies to subgroup 1.
- Any or all subgroup may be combined when using a high speed tester.
- 3/ Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set.
- 4/ For all electrical tests, the device shall be programmed to the pattern specified (see 4.3.1d).

# 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A or D.
  - (2)  $T_A = +125$ °C, minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
  - (4) All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified.
- 4.4 Erasing procedure. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 mm. The recommended integrated dose (i.e., UV intensity X exposure time) is 15 W-s/cm². An example of an ultraviolet source which can erase the device in 30 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about 1 inch away from the lamp tubes. After erasures, all bits are in the high state.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
84190

REVISION LEVEL
B
SHEET
8 &

- 4.5 Programming procedures for method A. The programming characteristics in table III and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration (see figure 5) for programming the waveforms of figure 6 and programming characteristics of table III shall apply.
  - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).

TABLE III. Programming characteristics.

Parameter	Symbol	Conditions	Min	Max	Units
Programming supply voltage	Vpp	V <sub>CC</sub> = 5.0 V ±10%	20.5	21.5	V
Programming current	Ірр	⊤ T <sub>C</sub> = +25°C		30	mA
Oscillator frequency	1/t <sub>CLCL</sub>	†	4 -	6	MHz
Address setup to PROG	tavgL	†	48t <sub>CLCL</sub>	<del> </del>	ns
Address hold after PROG	tGHAX	Ť	48t <sub>CLCL</sub>	<del>                                     </del>	ns
Data setup to PROG	t <sub>DVGL</sub>	Ť I	48t <sub>CLCL</sub>		ns
Data hold after PROG	tGHDX	Ť	48t <sub>CLCL</sub>		ns
ENABLE high to Vpp	t <sub>EHSH</sub>	<b>T</b>	48t <sub>CLCL</sub>		ns
V <sub>PP</sub> setup to <del>PROG</del>	tSHGL	T 	10		μ\$
V <sub>PP</sub> hold after PROG	t <sub>GHSL</sub>	Ť Į	10		μS
PROG width	<sup>t</sup> GLGH	†	45	55	ms
Address to data valid	tavqv	Ţ	<u> </u>	48t <sub>CLCL</sub>	ns
ENABLE to data valid	t <sub>ELQV</sub>	† 		48t <sub>CLCL</sub>	ns
Data float after ENABLE	t <sub>EHQZ</sub>	Ť	0	48t <sub>CLCL</sub>	ns


## 5. PACKAGING


5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.


#### 6. NOTES


6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.


STANDARDIZED MILITARY DRAWING	SIZE A			84190	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		<b>REVISION LEVE</b>	L	SHEET 9	


















# SECURITY BIT PROGRAMMING +5 V V<sub>C</sub> C NC PI NC P2.0-NC P2.3 P2.4 - ALE/PROG (50 ms PULSE TO GND) P2.5 ALE P2.6 P 2.7 - EA/VPP + 21 V PULSE X TAL2 EA - v<sub>ihi</sub> XTALI RST v<sub>ss</sub> PSEN FIGURE 5. <u>Programming logic</u> - Continued. **STANDARDIZED** SIZE Α 84190 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET

DAYTON, OHIO 45444

17



- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 <u>Symbols, definitions, and functional descriptions</u>. The symbols, definitions, and functional description for this device shall be as follows:
  - Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory. It also receives the instruction bytes during EPROM programming, and outputs instruction bytes during program verification. (External pullups are required during program verification.) Port 0 can sink (and in bus operations can source) eight LS TTL inputs.
  - Port 1 is an 8-bit bidirectional I/O port with internal pullups. It receives the low-order address byte during EPROM programming and program verification. Port 1 can sink/source four LS TTL inputs.
  - Port 2 is an 8-bit bidirectional I/O port with internal pullups. It emits the high-order address byte during accesses to external memory. It also receives the high-order address bits during EPROM programming and program verification. Port 2 can sink/source four LS TTL inputs.
  - Port 3 is an 8-bit bidirectional I/O port with internal pullups. It also serves the functions of various special features as listed below:

Port pin	Alternate function			
P3.0	RXD (serial input port)			
P3.1	TXD (serial output port)			
P3.2	INTO (external interrupt)			
P3.3	INTI (external interrupt)			
P3.4	TO (timer/counter O external input)			
P3.5	T1 (timer/counter 1 external input)			
P3.6	WR (external data memory write strobe)			
P3.7	RD (external data memory read strobe)			

Port 3 can sink/source four LS TTL inputs

RST A high on this pin for two machine cycles while the oscillator is running resets the device. A small external pulldown resistor (8.2 k $_{\Omega}$ ) from RST to V<sub>SS</sub> permits power-on reset when a capacitor (10  $_{\mu}$ F) is also connected from this pin to V<sub>CC</sub>.

ALE/PROG Address latch enable output for latching the low byte of the address during accesses to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. This pin is also the program pulse input (PROG) during EPROM programming.

PSEN

Program store enable output is the read strobe to external program memory. PSEN is activated twice each machine cycle during fetches from external program memory. (However, even when executing out of external program memory two activations of PSEN are skipped during each access to external data memory). PSEN is not activated during fetches from internal program memory. PSEN can sink/source 8 LS TTL inputs.

STANDARDIZED MILITARY DRAWING	SIZE A		84190
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	. <b>SHEET</b> 19

EA/Vpp

When  $\overline{\text{EA}}$  is held high, the device executes out of internal program memory (unless the program counter exceeds OFFFH). When  $\overline{\text{EA}}$  is held low, the device executes only out of external program memory. This pin also receives the 21 V programming supply voltage (Vpp) during EPROM programming. This pin should not be floated during normal operation.

XTAL1

Input to the inverting amplifier that forms the oscillator, XTAL1 should be grounded when an external oscillator is used.

XTAL2

Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used.

6.5 <u>Approved sources of supply</u>. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Vendor     CAGE     number	Vendor similar part number <u>1</u> /	Program   method	
8419001QX 8419001QX	34649   34335	MD8751H-8/B 8751H-8/BQA	A   A	
8419001YX	34649	MR8751H-8/B	i A	
8419002QX	34335	8751H/BQA	A	

1/ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address			
34649	Intel Corporation 5000 W. Williams Field Road Chandler, AZ 85224			
34335	Advanced Micro Devices 901 Thompson Place P. O. Box 3453 Sunnyvale, CA 94088			

STANDARDIZED MILITARY DRAWING	SIZE A		84190	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		<b>REVISION LEVEL</b> B	SHEET 20	