
# **EPC2053 – Enhancement Mode Power Transistor**

 $V_{DS}$  ,  $100\,V$   $R_{DS(on)} \,, \, 3.8\,m\Omega$   $I_D \,, \, 48\,A$ 









Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

#### **Application Notes:**

- Easy-to-use and reliable gate
- Gate Drive ON = 5-5.25 V typical (negative voltage not needed)
- Recommended dead time (half-bridge circuit) ≤ 30 ns for best efficiency
- Top of FET is electrically connected to source

Questions: Ask a GaN Expert



	Maximum Ratings					
	PARAMETER	VALUE	UNIT			
W	Drain-to-Source Voltage (Continuous)	100	V			
V <sub>DS</sub>	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120	V			
I <sub>D</sub>	Continuous ( $T_A = 25$ °C)	48	Α			
	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	246				
V <sub>GS</sub>	Gate-to-Source Voltage	6				
	Gate-to-Source Voltage	-4	V			
	Recommended Gate-to-Source Voltage Operating Range*	4.5 – 5.5				
TJ	Operating Temperature -40 to 150		°C			
T <sub>STG</sub>	Storage Temperature	-40 to 150				

<sup>\*</sup>Operating at less than  $4\,V_{GS}$  is not recommended. If  $V_{GS} \le 4\,V$  is required, please contact EPC for technical support.

	Thermal Characteristics				
	PARAMETER	TYP	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.7			
$R_{\theta JB}$			°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	53			

Note 1:  $R_{\theta JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.

	Static Characteristics ( $T_J = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.4 \text{ mA}$	100			V	
I <sub>DSS</sub>	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		0.07	0.3		
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.03	4	mA	
	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.7	9		
	Gate-to-Source Reverse Leakage	V <sub>GS</sub> = -4 V		0.03	0.3		
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 9 \text{ mA}$	0.8	1.4	2.5	V	
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 25 \text{ A}$		3.1	3.8	mΩ	
$V_{SD}$	Source-Drain Forward Voltage#	$V_{GS} = 0 \text{ V, } I_S = 0.5 \text{ A}$		1.9		V	

<sup>#</sup> Defined by design. Not subject to production test.



Die size: 3.5 x 2 mm

**EPC2053** eGaN® FETs are supplied in passivated die form with solder bumps.

#### **Applications**

- 48 V Servers
- · Lidar/Pulsed Power
- · Isolated Power Supplies
- Point of Load Converters
- · Class D Audio
- · LED Lighting
- Low Inductance Motor Drive

#### **Benefits**

- Higher Switching Frequency Lower switching losses and lower drive power
- Higher Efficiency Lower conduction and switching losses, zero reverse recovery losses
- Ultra Small Footprint Higher power density

Scan QR code or click link below for more information including reliability reports, device models, demo boards!




https://l.ead.me/EPC2053

**EPC2053** eGaN® FET DATASHEET

	Dynamic Characteristics $^{\#}$ (T <sub>J</sub> = 25 $^{\circ}$ C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{ISS}$	Input Capacitance			1453	1924	
$C_{RSS}$	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		10.4		
Coss	Output Capacitance			642	963	pF
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 2)	V 0+- F0VV 0V		749		
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		903		
$R_G$	Gate Resistance			0.6		Ω
$Q_{G}$	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 25 \text{ A}$		11.4	14.8	
$Q_{GS}$	Gate to Source Charge			4.1		
$Q_{GD}$	Gate to Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 25 \text{ A}$		1.5		
Q <sub>G(TH)</sub>	Gate Charge at Threshold			3.2		nC
Q <sub>OSS</sub>	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		45	68	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

<sup>#</sup> Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C






Figure 3: Typical  $\mathbf{R}_{\mathrm{DS(on)}}$  vs.  $\mathbf{V}_{\mathrm{GS}}$  for Various Currents







Figure 4: Typical  $\mathbf{R}_{\mathrm{DS(on)}}$  vs.  $\mathbf{V}_{\mathrm{GS}}$  for Various Temperatures





All measurements were done with substrate connected to source.

Note 2:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50 V. Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50 V.














Figure 9: Typical Normalized On-State Resistance vs. Temperature




**Note:** Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

Figure 10: Typical Normalized Threshold Voltage vs. Temperature



**Figure 11: Typical Transient Thermal Response Curves** 








Figure 12: Safe Operating Area



## TAPE AND REEL CONFIGURATION




	Dimension (mm)		
EPC2053 (Note 1)	Target	MIN	MAX
a	12.00	11.90	12.30
b	1.75	1.65	1.85
(Note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	8.00	7.90	8.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60
h	1.50	1.50	1.75


Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

### **DIE MARKINGS**



Dovis		Laser Markings			
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3		
EPC2053	2053	YYYY	7777		




DIM	MICROMETERS				
DIM	MIN	Nominal	MAX		
A	3470	3500	3530		
В	1920	1950	1980		
c		450			
d		500			
е	238	264	290		

Pad 1 is Gate;

Pads 2, 3, 4, 9, 10, 11, 12, 17, 18, 19, 20, 25, 26, 27, 28 are Source;

Pads 5, 6, 7, 8, 13, 14, 15, 16, 21, 22, 23, 24 are Drain.

## **RECOMMENDED LAND PATTERN** (units in µm)



DIM	MICROMETERS
A	3500
В	1950
c	450
d	500
e	230


Pad 1 is Gate;

Pads 2, 3, 4, 9, 10, 11, 12, 17, 18, 19, 20, 25,

26, 27, 28 are Source;

Pads 5, 6, 7, 8, 13, 14, 15, 16, 21, 22, 23, 24 are Drain.

## **RECOMMENDED STENCIL DRAWING** (measurements in µm)



DIM	MICROMETERS
A	3500
В	1950
C	450
d	500
f	300
g	250

Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, opening per drawing. The corner has a radius of R60. Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at: https://epc-co.com/epc/design-support/assemblybasics

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice. Revised June, 2024