MOSFET - Dual, N-Channel, **POWERTRENCH®**

Q1: 40 V, 156 A, 1.5 m Ω **Q2:** 40 V, 156 A, 1.5 m Ω



General Description

This device includes two 40 V N-Channel MOSFETs in a dual Power (5 mm x 6 mm) package. HS source and LS drain internally connected for half/full bridge, low source inductance package, low r_{DS(on)}/Qg FOM silicon.

Features

O1: N-Channel

- Max $r_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 33 \text{ A}$
- Max $r_{DS(on)} = 2.2 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 26 \text{ A}$ Q2: N-Channel
- Max $r_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 33 \text{ A}$
- Max $r_{DS(on)} = 2.2 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 26 \text{ A}$
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- This Device is Pb-Free and are RoHS Compliant

Applications


- POL Synchronous Dual
- One Phase Motor Half Bridge
- One Phase Motor Half Bridge
 Half/Full Bridge Secondary Synchronous Rectification THIS DEVICTION ON Rectif



ON Semiconductor®

www.onsemi.com

V _{DS}	r _{DS(ON)} MAX	I _D MAX
40 V	1.5 mΩ @ 10 V	156 A
	2.2 mΩ @ 4.5 V	4




PQFN8 5X6, 1.27P Power 5 x 6 CASE 483AT

MARKING DIAGRAM

\$Y&Z&3&K **FDMD** 8540L

FDMD8540L = Specific Device Code = ON Semiconductor Logo \$Y = Assembly Plant Code &Z = 3-Digit Date Code Format &3 &K = 2-Digits Lot Run Traceability Data



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol		Q1	Q2	Unit		
V _{DS}	Drain to Source Voltage			40	40	V
V _{GS}	Gate to Source Volta	Gate to Source Voltage			±20	V
I _D	Drain Current	Continuous	$T_C = 25^{\circ}C$ (Note 3)	156	156	Α
		- Continuous	T _C = 100°C (Note 3)	99	99	
		- Continuous	T _A = 25°C	33 (Note 4a)	33 (Note 4b)	
		- Pulsed	(Note 2)	886	886	
E _{AS}	Single Pulse Avaland	che Energy (Note 1)		541	541	mJ
P _D	Power Dissipation		T _C = 25°C	62	62	W
	Power Dissipation		T _A = 25°C	2.3 (Note 4a)	2.3 (Note 4b)	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			–55 to	+150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Q1: E_{AS} of 541 mJ is based on starting T_J = 25°C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 59 A. Q2: E_{AS} of 541 mJ is based on starting T_J = 25°C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 59 A.
 Pulsed Id please refer to Figure 11 and Figure 24 SOA graph for more details.
- 3. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.


THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.0	2.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	55 (Note 4a)	55 (Note 4b)	


4. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.




a. 55°C/W when mounted on in² pad of 2 oz copper



b. 55°C/W when mounted on a 1 in² pad of 2 oz copper



c. 155°C/W when mounted on a minimum pad of 2 oz copper



d. 155°C/W when mounted on a minimum pad of 2 oz copper

ELECTRICAL CHARACTERISTICS (T_{.I} = 25°C unless otherwise noted)

Symbol	Parameter	Test Condi	tion	Туре	Min	Тур	Max	Unit
-	RACTERISTICS			71		, , , , , , , , , , , , , , , , , , ,		
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 \	/	Q1	40	_	_	V
D00	Ů	B 33 p 7 00 3		Q2	40	_	_	
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I _D = 250 mA, referenced to 25°C		Q1 Q2		20 20	-	mV/°C
ΔT_{J}	Coemcient					20		
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$		Q1 Q2	-	_	1 1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$		Q1	_	_	±100	nA
'GSS	Oute to Gourge Leakage Gurrent	V _{GS} = ±20 V, V _{DS} = 0 V		Q2	-	_	±100	117 (
ON CHAR	ACTERISTICS							
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \text{ n}$	nΑ	Q1 Q2	1.0 1.0	1.8 1.8	3.0 3.0	V
A\/	Gate to Source Threshold Voltage	I _D = 250 μA, reference	od to 25°C	Q1	1.0	-6	3.0	m\//°C
$\frac{\Delta V_{GS(th)}}{\Delta T}$	Temperature Coefficient	ID = 250 μA, reference	:u 10 25 C	Q2	- 1	-6 -6	3/01	mV/°C
ΔT _J	Static Drain to Source	V _{GS} = 10 V, I _D = 33 A		Q1		1.25	1.5	mΩ
r _{DS(on)}	On Resistance	$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 26 \text{ A}$		3.		1.65	2.2	11152
		$V_{GS} = 4.3 \text{ V}, I_D = 20 \text{ A}$			4K	1.03	2.1	
		$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$		Q2	-01	1.25	1.5	
		$V_{GS} = 4.5 \text{ V}, I_D = 26 \text{ A}$		100	67	1.65	2.2	
		$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A},$		00	- KX	1.7	2.1	
g _{FS}	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_D = 33 \text{ A}$		Q1	5/1/11	178	_	S
				Q2	_	178	_	
DYNAMIC	CHARACTERISTICS	COM	7 21	14.		1		
C _{iss}	Input Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1 MHz	, 60,	Q1 Q2	_	5670 5670	7940 7940	pF
C _{oss}	Output Capacitance	$V_{DS} = 20 \text{ V, } V_{GS} = 0 \text{ V}$ f = 1 MHz		Q1 Q2	_	1668 1668	2335 2335	pF
C _{rss}	Reverse Transfer Capacitance	SEXA		Q1	_	75	135	pF
	CE EP	CEN.		Q2	-	75	135	·
R_g	Gate Resistance			Q1 Q2	0.1 0.1	1.6 1.6	3.2 3.2	Ω
SWITCHIN	G CHARACTERISTICS							
	O GITALIA OT LINIOTIO							
t _{d(on)}	Turn-On Delay Time	V _{DD} = 20 V, I _D = 33 A		Q1	-	15	28	ns
t _{d(on)}	Turn-On Delay Time	V _{DD} = 20 V, I _D = 33 A V _{GS} = 10 V, R _{GEN} = 6	Ω	Q2	-	15	28	
		V _{DD} = 20 V, I _D = 33 A V _{GS} = 10 V, R _{GEN} = 6	Ω		- - -			ns ns
t _{d(on)}	Turn-On Delay Time	V _{DD} = 20 V, I _D = 33 A V _{GS} = 10 V, R _{GEN} = 6	Ω	Q2 Q1	-	15 13	28 24	
t _{d(on)}	Turn-On Delay Time Rise Time	V _{DD} = 20 V, I _D = 33 A V _{GS} = 10 V, R _{GEN} = 6	Ω	Q2 Q1 Q2 Q1 Q2 Q1	- - -	15 13 13 51 51 14	28 24 24 81 81 25	ns
$t_{d(on)}$ t_{r} $t_{d(off)}$	Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{DD} = 20 \text{ V}, I_{D} = 33 \text{ A}$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$	V _{DD} = 20 V,	Q2 Q1 Q2 Q1 Q2 Q1 Q2 Q1	- - - - -	15 13 13 51 51 14 14	28 24 24 81 81 25 25	ns
$t_{d(on)}$ t_{r} $t_{d(off)}$	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time		$V_{DD} = 20 \text{ V},$ $I_{D} = 33 \text{ A}$ $V_{DD} = 20 \text{ V},$	Q2 Q1 Q2 Q1 Q2 Q1 Q2 Q1 Q2	- - - - - - -	15 13 13 51 51 14 14 14 81 81	28 24 24 81 81 25 25 113 113	ns ns
$t_{d(on)}$ t_{r} $t_{d(off)}$ t_{f} $Q_{g(TOT)}$ $Q_{g(TOT)}$	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$	V _{DD} = 20 V, I _D = 33 A	Q2 Q1 Q2 Q1 Q2 Q1 Q2 Q1 Q2	-	15 13 13 51 51 14 14 81 81 81 38 38	28 24 24 81 81 25 25 113 113	ns ns ns nc nC
$t_{d(on)}$ t_{r} $t_{d(off)}$ t_{f} $Q_{g(TOT)}$	Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	V _{GS} = 0 V to 10 V	$V_{DD} = 20 \text{ V},$ $I_{D} = 33 \text{ A}$ $V_{DD} = 20 \text{ V},$	Q2 Q1 Q2 Q1 Q2 Q1 Q2 Q1 Q2	- - - - - - -	15 13 13 51 51 14 14 14 81 81	28 24 24 81 81 25 25 113 113	ns ns ns

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)


Symbol	Parameter	Test Condition	Туре	Min	Тур	Max	Unit
DRAIN-SC	OURCE DIODE CHARACTERISTICS		_				
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 33 A (Note 5)	Q1 Q2	_ _	0.8 0.8	1.3 1.3	V
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A (Note 5)	Q1 Q2	- -	0.7 0.7	1.2 1.2	V
t _{rr}	Reverse Recovery Time	I _F = 33 A, di/dt = 100 A/μs	Q1 Q2	- -	54 54	86 86	ns
Q _{rr}	Reverse Recovery Charge		Q1 Q2	- -	38 38	60 60	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0 %.

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

(T_J = 25°C unless otherwise noted)



V_{GS} = 3.5 V DUTY CYCLE = 0.5% MAX

V_{GS} = 3.5 V DUTY CYCLE = 0.5% MAX

V_{GS} = 4 V


V_{GS} = 4 V

V_{GS} = 4.5 V V_{GS} = 6 V V_{GS} = 10 V

I_D, DRAIN CURRENT (A)

Figure 1. On Region Characteristics

Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage






Figure 3. Normalized On Resistance vs. Junction Temperature

Figure 4. On–Resistance vs. Gate to Source Voltage

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (continued)




Figure 5. Transfer Characteristics




Figure 6. Source to Gate Diode Forward Voltage vs. Source Current




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability





Figure 10. Maximum Continuous Drain Current vs. Case Temperature

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)


(T_J = 25°C unless otherwise noted) (continued)



30000 $P_{(pk)}$, PEAK TRANSIENT POWER (W) SINGLE PULSE 10000 $R_{\theta JC} = 2.0^{\circ} C/W$ T_C = 25°C 1000 100 10 10^{-2} 10 10 10^{-3} 10 t, PULSE WIDTH (sec)

Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation



TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted)




Figure 14. On-Region Characteristics




Figure 15. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 16. Normalized On Resistance vs. Junction Temperature




Figure 17. On–Resistance vs. Gate to Source Voltage




Figure 18. Transfer Characteristics




Figure 19. Source to Gate Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted) (continued)




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted) (continued)




Figure 26. Junction-to-Case Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package Type	Reel Size	Tape Width	Shipping [†]
FDMD8540L	FDMD8540L	PQFN8 5X6, 1.27P Power 5 x 6 (Pb–Free)	13"	12 mm	3000 / Tape & Reel
†For information on ta Specifications Brochu	pe and reel specification re, BRD8011/D.	ns, including part orient	tation and tape sizes,	please refer to our Tap	e and Reel Packaging

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





PKG

TOP VIEW



0.10 C (2X)

PKG Q

PIN # 1


INDICATOR


PQFN8 5X6, 1.27P CASE 483AT ISSUE B

DATE 28 APR 2021


NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





MILL**I**METERS DIM MIN. NOM. MAX Α 0.70 0.75 0.80 Α1 0.00 0.05 A3 0.20 REF 0.41 0.51 0.61 b D 4.90 5.00 5.10 D2 3.01 3.11 3.21 4.32 D3 4.22 4.42 5.90 6.00 6.10 Ε E2 1.47 1.57 1.67 **E**3 0.53 0.63 0.73 E4 1.42 1.52 1.62 E5 0.20 0.25 0.30 1.27 BSC 3.81 BSC e1 0.64 BSC e/21.08 BSC e3 0.25 BSC e4 0.60 0.70 0.80 k1 0.45 0.55 0.65 k2 0.60 0.70 0.80 0.38 0.48 0.58 L 1.41 1.51 1.31 L1 0.34 REF 7




Α

В

△ 0.10 C

(2X)



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13668G	Electronic versions are uncontrolled except when accessed directly from the Document F Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales