

N and P Channel Enhancement Mode Power MOSFET

Description


The G1K2C10S2 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.

General Features


- NMOS
- V_{DS} 100V
- I_D (at $V_{GS} = 10V$) 3A
- $R_{DS(ON)}$ (at $V_{GS} = 10V$) < 130m Ω
- $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) < 145m Ω
- 100% Avalanche Tested
- RoHS Compliant
- PMOS
- V_{DS} -100V
- I_D (at $V_{GS} = -10V$) -3.5A
- $R_{DS(ON)}$ (at $V_{GS} = -10V$) < 200m Ω
- $R_{DS(ON)}$ (at $V_{GS} = -4.5V$) < 215m Ω
- 100% Avalanche Tested
- RoHS Compliant

Application

- Power switch
- DC/DC converters



Schematic diagram



pin assignment



SOP-8 Dual

Ordering Information

Device	Package	Marking	Packaging
G1K2C10S2	SOP-8 Dual	G1K2C10D	4000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	NMOS	PMOS	Unit
Drain-Source Voltage	V_{DS}	100	-100	V
Continuous Drain Current	I_D	3	-3.5	A
Pulsed Drain Current (note1)	I_{DM}	12	-14	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Power Dissipation	P_D	2	3.1	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	-55 To 150	$^\circ\text{C}$

Thermal Resistance


Parameter	Symbol	NMOS	PMOS	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	62.5	40	$^\circ\text{C/W}$

NMOS Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100V, V _{GS} = 0V	--	--	1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1	1.5	2.5	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 5A	--	110	130	mΩ
		V _{GS} = 4.5V, I _D = 5A	--	120	145	
Forward Transconductance	g _{FS}	V _{GS} = 5V, I _D = 5A	--	4	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1.0MHz	--	668	--	pF
Output Capacitance	C _{oss}		--	25	--	
Reverse Transfer Capacitance	C _{rss}		--	16	--	
Total Gate Charge	Q _g	V _{DD} = 50V, I _D = 5A, V _{GS} = 10V	--	22	--	nC
Gate-Source Charge	Q _{gs}		--	3	--	
Gate-Drain Charge	Q _{gd}		--	6	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = 50V, I _D = 5A, R _G = 2.5Ω	--	11	--	ns
Turn-on Rise Time	t _r		--	7	--	
Turn-off Delay Time	t _{d(off)}		--	35	--	
Turn-off Fall Time	t _f		--	9	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	3	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} =5A, V _{GS} = 0V	--	--	1.2	V
Reverse Recovery Charge	Q _{rr}	I _F = 5A, V _{GS} = 0V di/dt=100A/us	--	27	--	nC
Reverse Recovery Time	T _{rr}		--	26	--	ns



Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical R_G


Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



NMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



NMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area





Figure 9. Normalized Maximum Transient Thermal Impedance




PMOS Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-100	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -100V, V _{GS} = 0V	--	--	-1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	± 10	uA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.8	-2.5	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -10V, I _D = -3A	--	165	200	mΩ
		V _{GS} = -4.5V, I _D = -2A	--	175	215	
Forward Transconductance	g _{FS}	V _{DS} = -5V, I _b = -3A	--	8	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -50V, f = 1.0MHz	--	1732	--	pF
Output Capacitance	C _{oss}		--	47	--	
Reverse Transfer Capacitance	C _{rss}		--	45	--	
Total Gate Charge	Q _g	V _{DD} = -50V, I _D = -3A, V _{GS} = -10V	--	23	--	nC
Gate-Source Charge	Q _{gs}		--	4.2	--	
Gate-Drain Charge	Q _{gd}		--	5.2	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = -50V, I _D = -3A, R _G = 3Ω	--	24	--	ns
Turn-on Rise Time	t _r		--	5	--	
Turn-off Delay Time	t _{d(off)}		--	19	--	
Turn-off Fall Time	t _f		--	11	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	-3.5	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = -3A, V _{GS} = 0V	--	--	-1.2	V
Reverse Recovery Charge	Q _{rr}	I _F = -3A, V _{GS} = 0V di/dt=-100A/us	--	22	--	nC
Reverse Recovery Time	T _{rr}		--	29	--	ns


Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical R_G


Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



PMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



PMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 10. Safe Operation Area






Figure 9. Normalized Maximum Transient Thermal Impedance



SOP-8 Dual Package Information



SYMBOL	MIN	NOM	MAX
A	1.40	1.60	1.80
A1	0.05	0.15	0.25
A2	1.35	1.45	1.55
b	0.30	0.40	0.50
c	0.153	0.203	0.253
D	4.80	4.90	5.00
E	3.80	3.90	4.00
E1	5.80	6.00	6.20
L	0.45	0.70	1.00
θ	2°	4°	6°
L 1	1.04 REF		
e	1.27 BSC		
R1	0.07 TYP		
R2	0.07 TYP		