

DUAL P-Channel Enhancement Mode Power MOSFET

Description


The G220P03S2 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.

General Features


- V_{DS} -30V
- I_D (at $V_{GS} = -10V$) -9A
- $R_{DS(ON)}$ (at $V_{GS} = -10V$) < 22mΩ
- $R_{DS(ON)}$ (at $V_{GS} = -4.5V$) < 30mΩ
- 100% Avalanche Tested
- RoHS Compliant

Application

- Power switch
- DC/DC converters



Schematic diagram



pin assignment



SOP-8 Dual

Ordering Information

Device	Package	Marking	Packaging
G220P03S2	SOP-8 Dual	G220P03D	4000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ C$, unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	-30	V
Continuous Drain Current	I_D	-9	A
Pulsed Drain Current (note1)	I_{DM}	-36	A
Gate-Source Voltage	V_{GS}	± 20	V
Power Dissipation	P_D	2.7	W
Single pulse avalanche energy (note2)	E_{AS}	231	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	°C

Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	47	°C/W


Specifications $T_J = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30	--	--	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}$	--	--	-1	μA
Gate-Source Leakage	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}$	--	--	± 100	nA
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1.0	-1.5	-2.0	V
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -3\text{A}$	--	17	22	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -3\text{A}$	--	24	30	
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -3\text{V}, I_D = -6\text{A}$	--	10	--	S
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1.0\text{MHz}$	--	1277	--	pF
Output Capacitance	C_{oss}		--	171	--	
Reverse Transfer Capacitance	C_{rss}		--	160	--	
Total Gate Charge	Q_g	$V_{\text{DD}} = -15\text{V}, I_D = -3\text{A}, V_{\text{GS}} = -10\text{V}$	--	24.5	--	nC
Gate-Source Charge	Q_{gs}		--	3	--	
Gate-Drain Charge	Q_{gd}		--	6	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -15\text{V}, I_D = -3\text{A}, R_G = 1\Omega$	--	8	--	ns
Turn-on Rise Time	t_r		--	9	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	26	--	
Turn-off Fall Time	t_f		--	8	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I_S	$T_C = 25^\circ\text{C}$	--	--	-9	A
Body Diode Voltage	V_{SD}	$T_J = 25^\circ\text{C}, I_{\text{SD}} = -3\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	-1.2	V
Reverse Recovery Charge	Q_{rr}	$I_F = -3\text{A}, V_{\text{GS}} = 0\text{V}$ $dI/dt = -500\text{A/us}$	--	6	--	nC
Reverse Recovery Time	T_{rr}		--	14	--	ns


Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. EAS condition : $T_J=25^\circ\text{C}$, $V_{\text{DD}}=-30\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.5\text{mH}$, $R_g=25\Omega$
3. Identical low side and high side switch with identical R_g


Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 10. Safe Operation Area







Figure 9. Normalized Maximum Transient Thermal Impedance



SOP-8 Dual Package Information



SYMBOL	MIN	NOM	MAX
A	1.40	1.60	1.80
A1	0.05	0.15	0.25
A2	1.35	1.45	1.55
b	0.30	0.40	0.50
c	0.153	0.203	0.253
D	4.80	4.90	5.00
E	3.80	3.90	4.00
E1	5.80	6.00	6.20
L	0.45	0.70	1.00
θ	2°	4°	6°
L1		1.04 REF	
e		1.27 BSC	
R1		0.07 TYP	
R2		0.07 TYP	