HEF4015B

Dual 4-bit static shift register

Rev. 11 — 8 August 2024

Product data sheet

1. General description

The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (nD), a clock input (nCP), four fully buffered parallel outputs (Q0 to Q3) and an overriding asynchronous master reset input (nMR). Information present on nD is shifted to the first register position, and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of nCP. A HIGH on nMR clears the register and forces Q0 to Q3 to LOW, independent of nCP and nD. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of $V_{\rm DD}$.

2. Features and benefits

- Wide supply voltage range from 3.0 V to 15.0 V
- CMOS low power dissipation
- · High noise immunity
- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C

3. Applications

- Serial-to-parallel converter
- · Buffer stores
- · General purpose register

4. Ordering information


Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
HEF4015BT	-40 °C to +85 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			




Dual 4-bit static shift register

5. Functional diagram



6. Pinning information

6.1. Pinning



Dual 4-bit static shift register

6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description	
1Q0, 1Q1, 1Q2, 1Q3	5, 4, 3, 10	parallel output	
2Q0, 2Q1, 2Q2, 2Q3	13, 12, 11, 2	parallel output	
1MR, 2MR	6, 14	master reset input (active HIGH)	
1D, 2D	7, 15	serial data input	
V _{SS}	8	ground supply voltage	
1CP, 2CP	9, 1	clock input (LOW-to-HIGH edge-triggered)	
V_{DD}	16	supply voltage	

7. Functional description

Table 3. Function table

 $H = HIGH\ voltage\ level;\ L = LOW\ voltage\ level;\ X = don't\ care;\ Dn = either\ HIGH\ or\ LOW;$

 \uparrow = positive-going transition; \downarrow = negative-going transition.

number of clock	Input			Output			
pulse transitions	СР	D	MR	Q0	Q1	Q2	Q3
1	1	D1	L	D1	Х	Х	Х
2	1	D2	L	D2	D1	Х	Х
3	1	D3	L	D3	D2	D1	Х
4	1	D4	L	D4	D3	D2	D1
	\	Х	L	no change	no change	no change	no change
	Х	Х	Н	L	L	L	L

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +85 °C	-	500	mW
Р	power dissipation	per output	-	100	mW

Dual 4-bit static shift register

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	µs/V
		V _{DD} = 10 V	-	-	0.5	μs/V
		V _{DD} = 15 V	-	-	0.08	µs/V

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} =	T _{amb} = -40 °C		25 °C	T _{amb} =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level input voltage	I _O < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input voltage	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output voltage	I _O < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL} LOW-level output v	LOW-level output voltage	I _O < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		V _O = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level output current	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
		V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I _I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{DD}	supply current	I _O = 0 A	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	pF

Dual 4-bit static shift register

11. Dynamic characteristics

Table 7. Dynamic characteristics

 V_{SS} = 0 V; C_L = 50 pF; T_{amb} = 25 °C; for test circuit see Fig. 6.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula [1]	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	nCP to Qn;	5 V	103 ns + (0.55 ns/pF)C _L	-	130	260	ns
	propagation delay	see Fig. 3	10 V	44 ns + (0.23 ns/pF)C _L	-	55	110	ns
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
		nMR to Qn;	5 V	78 ns + (0.55 ns/pF)C _L	-	105	210	ns
		see Fig. 5	10 V	34 ns + (0.23 ns/pF)C _L	-	45	90	ns
			15 V	27 ns + (0.16 ns/pF)C _L	-	35	70	ns
t _{PLH}	LOW to HIGH	nCP to Qn;	5 V	93 ns + (0.55 ns/pF)C _L	-	120	240	ns
	propagation delay	see Fig. 3	10 V	44 ns + (0.23 ns/pF)C _L	-	55	110	ns
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
t _t	transition time	see Fig. 3	5 V	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
t _{su}	set-up time	nD to nCP; see Fig. 4	5 V		+25	-15	-	ns
			10 V		+25	-10	-	ns
			15 V		+20	-5	-	ns
t _h	hold time	nD to nCP; see Fig. 4	5 V		40	20	-	ns
			10 V		20	10	-	ns
			15 V		15	8	-	ns
t _W	pulse width	nCP LOW;	5 V		60	30	-	ns
		minimum width; see Fig. 4	10 V		30	15	-	ns
		see <u>rig. 4</u>	15 V		20	10	-	ns
		nMR HIGH;	5 V		80	40	-	ns
		minimum width; see Fig. 5	10 V		30	15	-	ns
		see <u>rig. J</u>	15 V		24	12	-	ns
t _{rec}	recovery time	pin nMR; see Fig. 5	5 V		50	20	-	ns
			10 V		30	10	-	ns
			15 V		20	5	-	ns
f _{max}	maximum frequency	see Fig. 4	5 V		7	15	-	MHz
			10 V		15	30	-	MHz
			15 V		22	44	-	MHz

^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

Table 8. Dynamic power dissipation P_D


 P_D can be calculated from the formulas shown. $V_{SS} = 0 \text{ V}$; $t_r = t_f \le 20 \text{ ns}$; $T_{amb} = 25 ^{\circ}\text{C}$.

Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	. (5 2)	f _i = input frequency in MHz;
	dissipation	10 V	ED = 0300 ^ 1; T / U^ ^ (J) ^ VDD	f _o = output frequency in MHz; C _L = output load capacitance in pF;
		15 V	D 47000 (. E/(O)) / /	V_{DD} = supply voltage in V; $\Sigma(C_L \times f_o)$ = sum of the outputs.

HEF4015B


Dual 4-bit static shift register

11.1. Waveforms and test circuit




Measurement points are given in <u>Table 9</u>.

Fig. 3. Waveforms showing nCP propagation delays and nQn transition times



The shaded area indicates where the input is permitted to change for predictable output performance. Set-up and hold times are shown as positive values but may be specified as negative values. Measurement points are given in <u>Table 9</u>.

Fig. 4. Waveforms showing set-up times, hold times, and minimum clock pulse width




Measurement points are given in Table 9.

Fig. 5. Waveforms showing MR recovery time, propagation delay and minimum pulse width


Table 9. Measurement points

Supply voltage	Input	Output
V_{DD}	V _M	V _M
5 V to 15 V	0.5V _{DD}	0.5V _{DD}

Dual 4-bit static shift register



a. Input waveforms



b. Test circuit

Test data is given in Table 10.

Definitions test circuit:

C_L = load capacitance including jig and probe capacitance;

 R_{T} = termination resistance should be equal to the output impedance Z_{o} of the pulse generator.

Fig. 6. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input	Load	
V_{DD}	V _I	t _r , t _f	CL
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF

Dual 4-bit static shift register

12. Package outline




Fig. 7. Package outline SOT109-1 (SO16)

Dual 4-bit static shift register

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
ANSI	American National Standards Institute
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
HEF4015B v.11	20240808	Product data sheet	-	HEF4015B v.10				
Modifications:		 Section 2: ESD specification updated according to the latest JEDEC standard. Fig. 7: Aligned SO package outline drawing to JEDEC MS-012 						
HEF4015B v.10	20211126	Product data sheet	-	HEF4015B v.9				
Modifications:	<u>Section 1</u> and	Section 2 updated.						
HEF4015B v.9	20160321	Product data sheet	-	HEF4015B v.8				
Modifications:	Type number	HEF4015BP (SOT38-4) remov	/ed.					
HEF4015B v.8	20111121	Product data sheet	-	HEF4015B v.7				
Modifications:	Legal pages tChanges in "C	updated. General description" and "Featu	ures and benefits".					
HEF4015B v.7	20110914	Product data sheet	-	HEF4015B v.6				
HEF4015B v.6	20091103	Product data sheet	-	HEF4015B v.5				
HEF4015B v.5	20090624	Product data sheet	-	HEF4015B v.4				
HEF4015B v.4	20090127	Product data sheet	-	HEF4015B_CNV v.3				
HEF4015B_CNV v.3	19950101	Product specification	-	HEF4015B_CNV v.2				
HEF4015B_CNV v.2	19950101	Product specification	-	-				

9 / 11

Dual 4-bit static shift register

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

HEF4015B

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

Dual 4-bit static shift register

Contents

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	1
5. Functional diagram	2
6. Pinning information	2
6.1. Pinning	2
6.2. Pin description	3
7. Functional description	3
8. Limiting values	3
9. Recommended operating conditions	4
10. Static characteristics	4
11. Dynamic characteristics	5
11.1. Waveforms and test circuit	6
12. Package outline	ε
13. Abbreviations	9
14. Revision history	9
15. Legal information	10

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 8 August 2024

[©] Nexperia B.V. 2024. All rights reserved