
IRFP4368PbF



V _{DSS}	75V
R _{DS(on)} typ.	1.46mΩ
max.	1.85m Ω
I _D (Silicon Limited)	350A ^①
I _D (Package Limited)	195A

Gate Pin 1 Source Pin 3



Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

Base Part Number	Package Type	Standard	Orderable Part Number	
		Form	Quantity	
IRFP4368PbF	TO-247AC	Tube	25	IRFP4368PbF

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	350⊕		
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	250①	A	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	195	7 1	
I _{DM}	Pulsed Drain Current ②	1280		
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	520	W	
	Linear Derating Factor	3.4	W/°C	
V_{GS}	Gate-to-Source Voltage	± 20	V	
dv/dt	Peak Diode Recovery ③	13	V/ns	
TJ	Operating Junction and	EE to 1 17E		
T _{STG}	Storage Temperature Range	-55 to + 175	°C	
	Soldering Temperature, for 10 seconds (1.6mm from case)	300		
	Mounting torque, 6-32 or M3 screw	10lbf.in (1.1N.m)		

Avalanche Characteristics

E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ③	430	mJ
I _{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ®	See Fig. 14, 15, 22a, 22b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ hetaJC}$	Junction-to-Case ®		0.29	
$R_{ heta CS}$	Case-to-Sink, Flat Greased Surface	0.24		°C/W
$R_{ hetaJA}$	Junction-to-Ambient ® ®		40	



Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	75			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.077		V/°C	Reference to 25°C, I _D = 5mA@
R _{DS(on)}	Static Drain-to-Source On-Resistance		1.46	1.85	mΩ	V _{GS} = 10V, I _D = 195A ⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 75V, V_{GS} = 0V$
I _{DSS}				250	μΑ	$V_{DS} = 75V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage			-100	I IIA	$V_{GS} = -20V$
R_G	Internal Gate Resistance		0.8		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	650			S	$V_{DS} = 50V, I_{D} = 195A$
Q_g	Total Gate Charge		380	570		I _D = 195A
Q_{gs}	Gate-to-Source Charge		79			$V_{DS} = 38V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	Ī ——	105		nC	V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		275			$I_D = 195A, V_{DS} = 0V, V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		43			$V_{DD} = 49V$
t _r	Rise Time		220			I _D = 195A
t _{d(off)}	Turn-Off Delay Time		170		ns	$R_G = 2.7\Omega$
t _f	Fall Time		260			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		19230			$V_{GS} = 0V$
Coss	Output Capacitance		1670			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		770			f = 100 kHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related) ⑦		1700		pF	V _{GS} = 0V, V _{DS} = 0V to 60V ⑦
Coss eff. (TR)	Effective Output Capacitance (Time Related)®		1410			V _{GS} = 0V, V _{DS} = 0V to 60V ⑥

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Cond	itions
Is	Continuous Source Current			350 ^①	Α	MOSFET symbol	D
	(Body Diode)			3300		showing the	
I _{SM}	Pulsed Source Current			1200	۸	integral reverse	G
	(Body Diode) ② — — 1280		1280 A	p-n junction diode.	s		
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 195$	A, V _{GS} = 0V ⑤
t _{rr}	Reverse Recovery Time		130	200	no	T _J = 25°C	V _R = 64V,
			140	210	ns	T _J = 125°C	$I_{\rm F} = 195A$
Q_{rr}	Reverse Recovery Charge		450	680	nC	$T_J = 25^{\circ}C$	di/dt = 100A/µs ⑤
			530	800	110	$T_J = 125^{\circ}C$	
I_{RRM}	Reverse Recovery Current		9.1		Α	T _J = 25°C	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)					

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. Junction temperature.
- \P I_{SD} \leq 195Å, di/dt \leq 1740Å/ μ s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175°C.
- ⑤ Pulse width \leq 400µs; duty cycle \leq 2%.
- © Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.
- © Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques .
- [®] R_θ is measured at T_J approximately 90°C.






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-to-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of Tjmax. This is validated for every part type.
- Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed Tjmax (assumed as 25°C in Figure 14, 15).

 t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig. 16 Threshold Voltage vs. Temperature




Fig 18. Typical Recovery Current vs. di_f/dt




Fig. 17 Typical Recovery Current vs. di_f/dt




Fig 19. Typical Stored Charge vs. di_f/dt





Fig 20. Typical Stored Charge vs. di_f/dt





* V_{GS} = 5V for Logic Level Devices

Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

infineon

TO-247AC Package Outline (Dimensions are









NOTES:

- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
- 2. DIMENSIONS ARE SHOWN IN INCHES.

CONTOUR OF SLOT OPTIONAL.

, DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127)
PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

 $\sqrt{5}$ thermal pad contour optional within dimensions D1 & E1.

LEAD FINISH UNCONTROLLED IN L1.

OP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 * TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.

8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC .

DIMENSIONS					
SYMBOL	INC	HES	MILLIM	ETERS	
	MIN.	MAX.	MIN.	MAX.	NOTES
Α	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
ь1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
С	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	-	13.08	-	5
D2	.020	.053	0.51	1.35	
Ε	.602	.625	15.29	15.87	4
E1	.530	-	13.46	-	
E2	.178	.216	4.52	5.49	
e	.215	BSC	5.46	BSC	
Øk	.0	10	0.	25	
L	.559	.634	14.20	16.10	
L1	.146	.169	3.71	4.29	
øΡ	.140	.144	3.56	3.66	
øP1	-	.291	-	7.39	
Q	.209	.224	5.31	5.69	
S	.217	BSC	5.51	BSC	
	l		II.		ı

LEAD ASSIGNMENTS

<u>HEXFET</u>

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN


IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR 3.- EMITTER
- 4.- COLLECTOR

<u>DIODES</u>

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

TO-247AC Part Marking Information



TO-247AC package is not recommended for Surface Mount Application.



Revision History

Date	Rev.	Comments		
		Update datasheet to Infineon format		
11/25/2024	2.1	Updated Part marking –page 8		
		Added disclaimer on last page.		

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by
Infineon Technologies AG
81726 München, Germany
© 2024 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

The Infineon Technologies component described in this Data Sheet may be used in life support devices or systems and or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.