

#### **8-bit Microcontroller**

# KM101EFG1 Series Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation Japan and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing document only for reference purposes of KM101EFG1 Series based system design. Nuvoton assumes no responsibility for errors or commissions. All data and specifications are subject to changed without notice.

For additional information or question, please contact Nuvoton Technology Corporation Japan. WWW.nuvoton.co.jp

# 1 Overview

#### 1.1 Overview

The KM101E series of 8-bit single-chip microcomputers incorporate multiple types of peripheral functions. This chip series is well suited for camera, TV, CD, printer, telephone, home automation, air conditioner, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations and a simple efficient instruction set. The KM101EFG1K has an internal 256 KB of ROM and 8 KB of RAM. The KM101EFG1H has an internal 164 KB of ROM and 8 KB of RAM. Peripheral functions include 6 external interrupts, 23 internal interrupts including NMI, 9 timer counters, 5 sets of serial inter-faces, A/D converter, watchdog timer, 1 set of automatic data transfer, synchronous output function and buzzer output. The configuration of this microcomputer is well suited for application as a system con-troller in camera, CD player, or minicomponent.

With three oscillation system (high frequency : max. 10 MHz / low frequency : 32.768 kHz and PLL : fre-quency multiplier of high frequency) contained on the chip, the system clock can be switched to high frequency input (high speed mode), PLL input (PLL mode), or to low frequency input (low speed mode). The system clock is generated by dividing the oscillation clock. The best operation clock for the system can be selected by switching its frequency by software. High speed mode has the normal mode which is based on 2-cycle clock (fpll/2) and the double speed mode which is based on the not-devided clock with fpll.

A machine cycle (min. instructions execution) in the normal mode is 200 ns when fosc is 10 MHz (at the time that PLL is not used). A machine cycle in the double speed mode is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (maximum). The package is 80-pin, LQFP.

#### 1.2 Product Summary

This datasheet describes the following model. This product has identical functions.

Model	ROM Size	RAM Size	Classification	Package
KM101EFG1K	256 KB	8 KB	Flash EEPROM version	LQFP 80-pin
KM101EFG1H	164 KB	8 KB		

Table:	1.1	Product	Summary
--------	-----	---------	---------

# 2. Hardware Functions

<ul> <li>Memory Capacity</li> </ul>	ROM Capacity: 256 Kbyte / 164 Kbyte RAM Capacity: 8 Kbyte
• Package	LQFP 80-pin (14 mm square, 0.65 mm pitch)
•Machine Cycle	High-speed mode 0.050 μs/20 MHz (2.7 V to 5.5 V) 0.125 μs/ 8 MHz (1.8 V to 5.5 V) Low-speed mode
	62.5 μs/32 kHz (1.8 V to 5.5 V)
•Clock Gear	Operation speed of system clock is variable by changing the frequency.
Multiplied Clock	High-speed frequency clock (fosc) can be multiplied by 2, 3, 4, 5, 6, 8 and 10.
•Memory Bank	Data memory space is expanded by the bank system. Bank for the source address/Bank for the destination address.
• ROM correction	Correcting address designation : up to 7 addresses possible
•Operation Mode	NORMAL mode ( High speed mode) PLL mode SLOW mode ( Low speed mode) HALT mode STOP mode (The operation clock can be switched in each mode.)
•Operating Voltage	1.8 V to 5.5 V
•Operation ambient te	mperature
	$-40^{\circ}$ C to $+85^{\circ}$ C
• Interrupt	29 levels <watchdog timer=""> NMI-Watchdog timer overflow <timer interrupts=""> TM0IRQ-Timer 0 interrupt (8-bit timer) TM1IRQ-Timer 1 interrupt (8-bit timer) TM2IRQ-Timer 2 interrupt (8-bit timer) TM3IRQ-Timer 3 interrupt (8-bit timer) TM4IRQ-Timer 4 interrupt (8-bit timer) TM6IRQ-Timer 6 interrupt (8-bit timer) TBIRQ-Clock timer interrupt TM7IRQ-Timer 7 interrupt (16-bit timer) T7OC2IRQ- Timer 7 interrupt (16-bit timer) TM8IRQ-Timer 8 interrupt (16-bit timer) T8OC2IRQ- Timer 8 interrupt (16-bit timer)</timer></watchdog>

• Interrupt (continued)	<serial interrupts=""> SCOTIRQ-Serial interface 0 interrupt (UART transmission, synchronous) SCORIRQ-Serial interface 0 interrupt (UART reception) (Peripheral function group interrupt) SC1TIRQ-Serial interface 1 interrupt (UART transmission, synchronous) SC1RIRQ-Serial interface 1 interrupt (UART reception) (Peripheral function group interrupt) SC2TIRQ-Serial interface 2 interrupt (UART transmission, synchronous) SC2RIRQ-Serial interface 2 interrupt (UART reception) SC4TIRQ-Serial interface 2 interrupt (UART reception) SC4TIRQ-Serial interface 4 interrupt (synchronous) SC4SIRQ- Serial interface 4 interrupt (synchronous) SC4SIRQ- Serial interface 5 interrupt (Slave I2C) (Peripheral function group interrupt) SC5TIRQ- Serial interface 5 interrupt (Slave I2C) (Peripheral function group interrupt) <a conversion="" d="" end=""> ADIRQ-AD conversion end <automatic controller="" interrupts="" transfer=""> ATC1IRQ (Peripheral function group interrupt) <external interrupts=""> Edge selectable IRQ0:External interrupt IRQ1:External interrupt IRQ2:External interrupt (Both edges interrupt) IRQ3:External interrupt (Both edges interrupt) IRQ4:External interrupt (Both edges interrupt)</external></automatic></a></serial>
• Timer Counter	<ul> <li>IRQ5:External interrupt (Key scan interrupt only)</li> <li>10 timers All timer counters generate interrupt (9 can be operated independently) 8-bit timer for general use : 5 sets</li> <li>8-bit free-running timer : 1 set</li> <li>Time base timer : 1 set</li> <li>16-bit timer for general use : 2 sets</li> <li>Simple 8-bit timer for general use)</li> <li>Square wave output (timer pulse output), added pulse(2-bit) system PWM output (can be output to large current pin TM0IOB), event count, remote control carrier output, simple pulse with measurement</li> <li>Clock source</li> <li>fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output</li> <li>Real timer output control</li> <li>Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0)</li> <li>Timer 1 (8-bit timer for general use)</li> <li>Square wave output(timer pulse output), event count, 16-bit cascade connected with</li> </ul>
	Timer 0 timer synchronous output event - Clock source fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output

<ul> <li>Timer 2 (8-bit timer for general use)</li> <li>Square wave output (timer pulse output), added pulse(2-bit) system PWM output (can be output to large current pin TM2IOB), event count, simple pulse with measurement, 24-bit cascade connected with Timer 0, 1 timer synchronous output event</li> <li>Clock source <ul> <li>fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128,</li> <li>fs/2, fs/4, fs/8, fx, external clock, TimerA output</li> </ul> </li> <li>Real timer output control <ul> <li>Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with the follow 3 value; "High"-fixed, "LOW"-fixed and "Hi-Z"-fixed</li> </ul> </li> </ul>					
<ul> <li>Timer 3 (8-bit timer for general use)</li> <li>Square wave output(timer pulse output), event count, remote control carrier output, 16bit cascade connected with Timer 2, 32-bit cascade connected with Timer 0, 1, 2</li> <li>Clock source <pre>fpll, fpll/16, fpll/32, fpll/64, fpll/128, <pre>fs/2, fs/4, fs/8, fx, external clock, TimerA output</pre></pre></li> </ul>					
<ul> <li>Timer 4 (8-bit timer for general use)</li> <li>Square wave output (timer pulse output), added pulse(2-bit) system PWM output, event count, serial transfer clock, simple pulse measurement</li> <li>Clock source <ul> <li>fpll, fpll/16, fpll/32, fpll/64, fpll/128,</li> <li>fs/2, fs/4, fs/8, fx, external clock, TimerA output</li> </ul> </li> </ul>					
<ul> <li>Timer 6 (8-bit free-running timer, Time base timer)</li> <li>8-bit free-running timer</li> <li>Clock source</li> <li>fpll, fpll/212, fpll/213, fs, fx, fx/212, fx/213</li> <li>Time base timer</li> <li>Interrupt generation cycle</li> <li>fpll/2<sup>7</sup>, fpll/2<sup>8</sup>, fpll/2<sup>9</sup>, fpll/2<sup>10</sup>, fpll/2<sup>13</sup>, fpll/2<sup>15</sup>,</li> <li>fx/2<sup>7</sup>, fx/2<sup>8</sup>, fx/2<sup>9</sup>, fx/2<sup>10</sup>, fx/2<sup>13</sup>, fx/2<sup>15</sup></li> </ul>					
<ul> <li>Timer 7 (16-bit timer for general use)</li> <li>Clock source fpll, fpll/2, fpll/4, fpll/16, fs, fs/2, fs/4, fs/16 1/1, 1/2, 1/4, 1/16 of the external clock, TimerA output</li> <li>Hardware organization Compare register with double buffer : 2 sets Input capture register : 1 set Timer interrupt : 2 vectors</li> <li>Timer functions Square wave output (Timer pulse output), High precision PWM output (Cycle/Duty continuous changeable), IGBT output (Cycle/Duty continuous changeable) can be output to large current pin TM7IOB. Timer synchronous output, event count, Input capture function (Both edges can be operated).</li> <li>-Real timer output control Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with the follow 3 value; "High"-fixed, "LOW"-fixed and "Hi-Z"-fixed</li> </ul>					

• Timer Counter (continued)	<ul> <li>Timer 8 (16-bit timer for general use)</li> <li>Clock source <ul> <li>fpll, fpll/2, fpll/4, fpll/16, fs, fs/2, fs/4, fs/16</li> <li>1/1, 1/2, 1/4, 1/16 of the external clock, TimerA output</li> </ul> </li> <li>Hardware organization <ul> <li>Compare register with double buffer : 2 sets</li> <li>Input capture register : 1 set</li> <li>Timer interrupt : 2 vectors</li> </ul> </li> <li>Timer functions <ul> <li>Square wave output (Timer pulse output), High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin TM8IOB, event count, pulse width measurement, input capture (Both edge available), 32-bit cascade connected with Timer7, 32-bit PWM output, Input capture is available at 32-bit cascade.</li> </ul> </li> </ul>
	TimerA output (Simple timer counter A) Clock output for peripheral function
•Watchdog timer	Time-out cycle can be selected from $fs/2^{16}$ , $fs/2^{18}$ , $fs/2^{20}$ On detection of errors, hard reset is done inside LSI.
•Synchronous output f	unction
	Timer synchronous output, interrupt synchronous output Port 8 outputs the latched data, on the event timing of the synchronous output signal of timer Timer2 or Timer2 or of the systemal interrupt 2 (IRO2)
	Timer1, Timer2, or Timer7, or of the external interrupt 2 (IRQ2).
•Buzzer Output/ Reven	-
	Output frequency can be selected from fpll/2 <sup>9</sup> , fpll/2 <sup>10</sup> , fpll/2 <sup>11</sup> , fpll/2 <sup>12</sup> , fpll/2 <sup>13</sup> , fpll/2 <sup>13</sup> , fpll/2 <sup>14</sup> , fx/2 <sup>3</sup> , fx/2 <sup>4</sup> .
Remote Control Carri	ier Output
	A remote control carrier output with duty cycle of 1/2 or 1/3 of timer 0 or timer 3 output are available.
• A/D Converter	10-bit × 12 channels
•Data automatic transf	er
•	ATC1 Data is transferred automatically in all memory space -External request/internal event request/software request -Maximum transfer cycles are 255 -Support continuous serial transmission / reception. -Burst transfer function (Urgent stop of interrupts is contained.)
• Serial Interface	5 channels
	<ul> <li>Serial 0 (Full duplex UART / Synchronous serial interface)</li> <li>Synchronous serial interface <ul> <li>Transfer clock source</li> <li>fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4,</li> <li>Timer0,1,2,3,4 and A output, external clock</li> </ul> </li> <li>MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 2 to 8 bits can be selected.</li> <li>Sequence transmission, reception or both are available.</li> <li>Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A)</li> <li>Parity check, Overrun error / Framing error detection</li> <li>Transfer size 7 to 8 bits can be selected.</li> </ul>

• Serial Interface (continued)	<ul> <li>Serial 1 (Full duplex UART / Synchronous serial interface)</li> <li>Synchronous serial interface <ul> <li>Transfer clock source</li> <li>fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4,</li> <li>Timer0,1,2,3,4 and A output, external clock</li> <li>MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 2 to 8 bits can be selected.</li> <li>Sequence transmission, reception or both are available.</li> </ul> </li> <li>Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A) <ul> <li>Parity check, Overrun error / Framing error detection</li> <li>Transfer size 7 to 8 bits can be selected.</li> </ul> </li> </ul>
	<ul> <li>Serial 2 (Full duplex UART / Synchronous serial interface)</li> <li>Synchronous serial interface <ul> <li>Transfer clock source</li> <li>fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4,</li> <li>Timer0,1,2,3,4 and A output, external clock</li> <li>MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 2 to 8 bits can be selected.</li> <li>Sequence transmission, reception or both are available.</li> </ul> </li> <li>Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A) <ul> <li>Parity check, Overrun error / Framing error detection</li> <li>Transfer size 7 to 8 bits can be selected.</li> </ul> </li> </ul>
	<ul> <li>Serial 4 (multi master IIC / Synchronous serial interface)</li> <li>Synchronous serial interface <ul> <li>Transfer clock source</li> <li>fpll/2, fpll/4, fpll/8, fpll/32, fs/2, fs/4,</li> <li>Timer0,1,2,3,4 and A output, external clock</li> </ul> </li> <li>MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 2 to 8 bits can be selected.</li> <li>Sequence transmission, reception or both are available.</li> </ul> <li>Multi master IIC <ul> <li>7-bit of slave address can be set.</li> <li>General call communication mode handling</li> </ul> </li>
	<ul> <li>Serial5 (IIC slave interface)</li> <li>IIC high-speed transfer mode (communication speed: 400 kbps)</li> <li>7-bit or 10-bit of slave address can be set.</li> <li>General call communication mode handling</li> </ul>

•LED Driver 7 pins (Push-pull structure)

- Automatic Reset
- •Low voltage detection circuit

• Ports

I/O ports	70 pins
LED (large current) driver pins	7 pins
Serial interface pin	25 pins
Timer I/O	15 pins
Buzzer output	2 pins
A/D input	12 pins
External interrupt pin	5 pins
XI/XO	2 pins
Special pins	10 pins
Operation mode input pins	3 pins
Analog reference voltage input pin	1 pin
Reset input pin	1 pin
Oscillation pins	2 pins
Power pins	3 pins

# 3 Pin Description

#### 3.1 Pin configuration




Figure: 3.1 Pin Configuration (LQFP 80-pin)

#### 3.2. Pin Functions

Pins	Pin No.	I/O	Function	Description
VSS	15	-	Power connect pins	Apply 1.8 V to 5.5 V to VDD5 and 0 V to VSS.
VDD5	18			Connect approximate 10-times capacity to connect to VDD18 pin for stabilization of internal power supply.
VDD18	19	-	Capacity connect pins	For internal power circuit output stability, connect at least one
(Capacity 1.8V)				bypass capacitor of 1 uF or larger between VDD18 and VSS.
OSC1	16	Input	Clock input pins	Connect these oscillation pins to ceramic or crystal oscillators
OSC2	17	Output	Clock output pin	for high-frequency clock operation. If the clock is an external input, connect it to OSC1 and leave
				OSC2 open. The chip will not operate with an external clock
				when using either the STOP or SLOW modes.
XI	14	Input	Clock input pins	Connect these oscillation pins to crystal oscillators for low- frequency clock operation.
XO	13	Output	Clock output pins	If the clock is an external input, connect it to XI and leave XO
				open. The chip will not operate with an external clock when
				using the STOP mode. If these pins are not used, connect XI to VSS and leave XO
				open.
NRST	12	Input	Reset pin [Active low]	This pin resets the chip when power is turned on, is allocated
				as P27 and contains an internal pull-up resistor (Type. 50 k $\Omega$ ). Setting this pin low initialize the internal state of the device.
				Thereafter, setting the input to high releases the reset. The
				hardware waits for the system clock to stabilize, then
				processes the reset interrupt. Also, if "0" is written to P27 and the reset is initiated by soft-
				ware, a low level will be output. The output has an n-channel
				open-drain configuration. If a capacitor is to be inserted
				between NRST and VSS, it is recommended that a discharge diode be placed between NRST and VDD5.
ATRST	11	input	Auto reset setting pin	Input "H" to enable auto reset function and "L" to disable this
Doo	04	1/0	1/O port0	function.
P00 P01	21 22	I/O	I/O port0	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by
P01 P02	22			the P0DIR register. A pull-up /pull-down resistor for each bit
P03	24			can be selected individually by the POPLUD register. A pull-up/down resistor connection for each port can be
P04	25			selected individually by the SELUD register. (However, pull-up
P05	26			and pull-down resistors cannot be mixed.) Direct LED drive
P06	27			available at output. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P10	33	I/O	I/O port1	1-bit CMOS tri-state I/O port.
				Each bit can be set individually as either an input or output by
				the P1DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P1PLUD register.
				A pull-up/down resistor connection for each port can be
				selected individually by the SELUD register. A pull-up/pull
				down can not be mixed. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P20	28	I/O	I/O port2	5-bit CMOS tri-state I/O port.
P21	29			Each bit can be set individually as either an input or output by
P22	30			the P2DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P2PLUD register.
P23	31			A pull-up/down resistor connection for each port can be
P24	32			selected individually by the SELUD register. (A pull-up/pull
				down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P27	12	input	I/O port2	Port P27 has an N-channel open-drain configuration. When "0"
				is written and the reset is initiated by software, a low level will
				be output.

#### Table: 3.1 Pin Functions

## nuvoTon

Pins	Pin No.	I/O	Function	Description
P33 P34 P35	34 35 36	I/O	I/O port3	3-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P3DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P3PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P43 P44 P45 P46 P47	37 38 39 40 41	I/O	I/O port4	5-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P4DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P4PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. A pull-up/pull down can not be mixed. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P50 P51 P52 P53 P54 P55 P56 P57	49 48 47 46 45 44 43 42	I/O	I/O port5	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P5DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P5PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P61 P62 P63 P64 P65 P66 P66	50 51 52 53 54 55 55 56	I/O	I/O port6	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P6DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P6PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P70 P71 P72 P73 P74 P75 P76 P77	57 58 59 60 61 62 63 64	I/O	I/O port7	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P7DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P7PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P80 P81 P82 P83 P84 P85 P86	65 66 67 68 69 70 71	I/O	I/O port8	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P8DIR register. A pull-up resistor for each bit can be selected individually by the P8PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P87 P90 P91 P92 P93 P94 P95	72 14 13 73 74 75 76	I/O	I/O port9	6-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P9DIR register. A pull-up resistor for each bit can be selected individually by the P9PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).

## nuvoTon

Pins	Pin No.	I/O	Function	Description
PA0 PA1 PA2 PA3 PA4	1 2 3 4 5	I/O	I/O portA	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PADIR register. A pull-up resistor for each bit can be selected individually by the PAPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
PA5 PA6 PA7	6 7 8			
PB0 PB1 PB2 PB3	80 79 78 77	I/O	I/O portB	4-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PBDIR register. A pull-up resistor for each bit can be selected individually by the PBPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
SBO0A SBO0B SBO1A SBO1B SBO2A SBO4A SBO4B	49 37 22 62 57 55 34	I/O	Serial interface transmission data output pins	Transmission data output pins for serial interface 0 to 4. The output configuration, either CMOS push-pull or n-channel open-drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLUD, P4PLUD, P5PLUD, P6PLUD and P7PLUD registers. Select the output mode at the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1 to SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SBI0A SBI0B SBI1A SBI1B SBI2A SBI4A SBI4B	48 38 21 63 58 54 36	input	Serial interface reception data input pins	Reception data output pins for serial interface 0 to 4. A pull-up resistor can be selected with the POODC, P3ODC, P4ODC, P5ODC, P6ODC, P7ODC registers. Select the output mode at the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1 to SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SBT0A SBT0B SBT1A SBT1B SBT2A SBT4A SBT4B	47 39 23 64 59 56 35	I/O	Serial interface clock I/O pins	Clock I/O pins for serial interface 0 to 4. The output configuration, either CMOS push-pull or n- channel open-drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLUD, P4PLUD, P5PLUD, P6PLUD and P7PLUD registers. Select the clock I/O with the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1 to SC4MD1) according to the communication. These can be used as normal I/O pins when the serial interface is not used.
TXD0A TXD0B TXD1A TXD1B TXD2A	49 37 22 62 57	output	UART transmission data output pins	In the serial interface0 to 2 in UART mode, this pin is configured as the transmission data output pin. The output configuration, either CMOS push-pull or n- channel open-drain can be selected with the P0ODC, P4ODC, P5ODC, P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P4PLUD, P5PLUD and P7PLUD registers. Select the output mode at the P0DIR, P4DIR, P5DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1 to SC2MD1). These can be used as normal I/O pins when the serial interface is not used.

## nuvoTon

Pins	Pin No.	I/O	Function	Description
RXD0A RXD0B RXD1A RXD1B RXD2A	48 38 21 63 58	input	UART reception data input pins	In the serial interface0 to 2 in UART mode, this pin is configured as the reception data output pin. Pull-up resistor can be selected by the P0PLUD, P4PLUD, P5PLUD and P7PLUD registers. Select the output mode at the P0DIR, P4DIR, P5DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1 to SC2MD1). These can be used as normal I/O pins when the serial interface is not used.
SDA4A SDA4B SDA5A SDA5B	55 34 60 40	I/O	IIC data I/O pins	In the serial interface4, 5 in IIC mode, this pin is configured as the data input / output pin. For the output configuration, select n-channel open-drain with the P3ODC, P4ODC, P6ODC and P7ODC registers and pull-up resistors by the P3PLUD, P4PLUD, P6PLUD and P7PLUD registers. Select the output mode at the P3DIR, P4DIR, P6DIR and P7DIR registers and serial data input / output mode by serial mode register 1 (SC4MD1, SC5MD1). These can be used as normal I/O pins when the serial interface is not used.
SCL4A SCL4B SCL5A SCL5B	56 35 61 41	I/O	IIC clock I/O pins	In the serial interface4, 5 in IIC mode, this pin is configured as the clock input / output pin. For the output configuration, select n-channel open-drain with the P3ODC, P4ODC, P6ODC and P7ODC registers and pull-up resistors by the P3PLUD, P4PLUD, P6PLUD and P7PLUD registers. Select the output mode at the P3DIR, P4DIR, P6DIR and P7DIR registers and clock I/O mode by serial mode register 1 (SC4MD1, SC5MD1). These can be used as normal I/O pins when the serial interface is not used.
TM0IOA TM0IOB TM0IOC TM1IOA TM1IOB TM2IOA TM2IOB TM2IOB TM3IOA TM3IOB TM4IOA TM4IOB	1 24 33 2 51 3 24 4 52 5 3	1/0	Timer I/O pins	Event counter clock input pin, timer output and PWM signal output pin for 8-bit timer 0 to 4. To use this pin as event clock input, configure this as input by PODIR register, P1DIR register, P6DIR register and PADIR register. In the input mode, pull-up resistors can be selected by the P0PLUD register, P1PLUD register, P6PLUD register and PAPLU register. For timer output, PWM signal output, select the special function pin by port 0 output mode register, port 1 output mode register, port 6 output mode register and pAOMD), and set to the output mode at P0DIR register, P1DIR register and PADIR register. These can be used as normal I/O pins when are not used as timer I/O pins.
RMOUTA RMOUTB RMOUTC	1 24 33	I/O	Remote control transmission signal output pins	Output pin for remote control transmission with a carrier signal. For remote control carrier output, select the special function pin by the port 0 output mode register, port 1 output mode register and port A output mode register (P0OMD, P1OMD and PAOMD), and set to the output mode by the P0DIR register, P1DIR register, P6DIR register and PADIR register. At the same time, select buzzer output at oscillation stabilization waiting control register. These can be used as normal I/O pins when the buzzer output is not used.
BUZZERA NBUZZERA	46 45	I/O	Buzzer output	Piezoelectric buzzer driving pin. Buzzer output is available to port5. The driving frequency can be selected with the DLYCTR register. To select buzzer output for port5, select the special function pin by the port 5 output mode register (P5OMD), and set to the output mode by the P5DIR register. At the same time, select buzzer output by the oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when the serial interface is not used.

Pins	Pin No.	I/O	Function	Description
TM7IOA	6	I/O	Timer I/O pins	Event counter clock input pin, timer output and PWM signal
TM7IOB	21			output pin for 16-bit timer7 and 8.
TM8IOA	7			To use this pin as event clock input, configure this as input with
TM8IOB	22			the PADIR register. In the input mode, pull-up resistors can be selected by POPLU register and PAPLU register.
				For timer output, PWM signal output, select the special function
				pin by the port 0 output mode register and port A output mode
				register (P0OMD and PAOMD), and set to the output mode at
				P0DIR register and PADIR register. These can be used as normal I/O pins when are not used as
				timer I/O pins.
SDO0	65	output	Synchronous output pins	8-bit synchronous output pins.
SDO1	66			Synchronous output for each bit can be selected individually by
SDO2	67			the port 8 synchronous output control register (P8SYO). Set to
SDO3	68			the output mode by the P8DIR register. These pins can be used as a normal I/O pins when not used for
SDO4	69			synchronous output.
SDO5	70			
SDO6	71			
SDO7	72			
AN0	1	input	Analog input pins	Analog input pins for an 12-channel, 10-bit A/D converter.
AN1	2			When not used for analog input, these pins can be used as
AN2	3			normal input pins.
AN3	4			
AN4	5			
AN5	6			
AN6	7			
AN7	8			
AN8	80			
AN9	79			
AN10	78			
AN11	77			
IRQ0	28	input	External interrupt input pins	External interrupt input pins.
IRQ1	29			The valid edge for IRQ0 to 4 can be selected with the IRQnICR register.
IRQ2	30			IRQ1 can be set at both edges at pin voltage level.
IRQ3	31			When not used for interrupts, these can be used as normal
IRQ4	32			input pins.
KEY0	49	input	Key interrupt input pins	Input pins for interrupt based on OR condition of pin inputs.
KEY1	48			These can be set to key input pins by 1-bit with the key interrupt control register (KEYT3_1IMD, KEYT3_2IMD) and by
KEY2	47			2-bit with the key interrupt control register (KEYT3_1IMD).
KEY3	46			When not used for KEY input, these pins can be used as
KEY4	45			normal I/O pins.
KEY5	44			
KEY6	43			
KEY7	42			
LED0	21	I/O	LED drive pins	Large current output pins. When not used for LED output, these pins can be used as
LED1	22			normal I/O pins.
LED2	23			
LED3	24			
LED4	25			
LED5	26			
LED6	27	<u> </u>		
MMOD	10	input	Memory mode switch input pins	Set always to VSS level.
DMOD	20	input	Mode switch input pins	Set always to VDD5 level.

# 4 Block Diagram




Figure: 4.1 Block Diagram

# 5 Electrical Characteristics

This datasheet describes the standard specification.

Machine cycle (system clock fs) is described based on the standard mode: double high oscillation fosc=fs (Normal mode), fosc=fs (Double speed mode), fs $02 \le MHz$  (Multiplied by 2 to 10 mode) at NORMAL mode, or on the clock frequency:1/2 of low oscillation at SLOW mode. Please ask our sales offices for the product specifications.

	Structure	CMOS integrated circuit
Contents	Application	General purpose
	Function	CMOS, 8-bit, single chip micro controller

#### 5.1 Absolute Maximum Ratings

					Vss=0 V	
	Parameter			Rating	Unit	
1	Power supply voltage		V <sub>DD5</sub>	-0.3 to +7.0	V	
2	Capacity connect pin voltag	e	V <sub>DD18</sub>	-0.3 to +2.5	V	
3	Input pin voltage		VI	-0.3 to V <sub>DD5</sub> +0.3(up to 7.0 V)		
4	output pin voltage		V <sub>O</sub>	-0.3 to V <sub>DD5</sub> +0.3(up to 7.0 V)	V	
5	I/O pin voltage		V <sub>IO1</sub>	-0.3 to V <sub>DD5</sub> +0.3(up to 7.0 V)		
6		LED driving pins	I <sub>OL1</sub> (peak)	30		
7	Pointed output current	Any other than LED driving pins	I <sub>OL2</sub> (peak)	20		
8		All pins	I <sub>OH</sub> (peak)	-10	mA	
9		LED driving pins	I <sub>OL1</sub> (avg)	20		
10	Average output current *1	Any other than LED driving pins	I <sub>OL2</sub> (avg)	15		
11		All pins	I <sub>OH</sub> (avg)	-5		
12	Power dissipation		P <sub>T</sub>	400	mW	
13	Operating ambient temperature		T <sub>opr</sub>	-40 to +85	°C	
14	Storage temperature		T <sub>stg</sub>	-55 to +125		

\*1 Applied to any 100 ms period.

\*2 Connect at least one bypass capacitor of 0.1μF or larger between VDD5 power supply pin and the ground for latch-up prevention.

\*3 Connect apprroximate 1µF capacitor between VDD18 power supply pin and the ground, and apprroximate 10-times capacitor connect to VDD18 between VDD5 power supply pin and the ground for the internal power supply stabilization.

\*4 The absolute maximum ratings are the limit values beyond which the LSI may be damaged.

#### 5.2 Operating Conditions

					VS	<sub>S</sub> =0 V
				Ta=-40 °	°C to +	-85 °C
Doromoto	Sumbol	Consitions		Rating		Unit
Paramete	Symbol	Concitions	MIN	TYP I	MAX	
r supply voltage *5						
	V <sub>DD1</sub>	$fs \le 8 MHz$	1.8		5.5	
Power supply voltage	V <sub>DD2</sub>	$fs \le 20 \text{ MHz}$	2.7		5.5	v
	V <sub>DD3</sub>	fs = 16.384 kHz	1.8		5.5	v
Voltage to maintain RAM data	V <sub>DD4</sub>	During STOP mode	1.8		5.5	
ting speed *6	L.					
	tc1	$V_{DD5} = 1.8 V$ to 5.5 V	0.125			
Minimum instruction execution time	tc2	$V_{DD5} = 2.7 \text{ V}$ to 5.5 V	0.05			μS
	tc3	$V_{DD5} = 1.8 V$ to 5.5 V	61			1
	Voltage to maintain RAM data ting speed *6	r supply voltage *5 Power supply voltage VDD1 VDD2 VDD3 Voltage to maintain RAM data VD4 ating speed *6 Itc1 Minimum instruction execution time Itc2	$\begin{tabular}{ c c c c } \hline & & & & & & & & & & & & & & & & & & $	ParameteSymbolConcitionsr supply voltage *5Power supply voltage $V_{DD1}$ fs $\leq 8$ MHz1.8 $V_{DD2}$ fs $\leq 20$ MHz $V_{DD3}$ fs = 16.384 kHz1.8Voltage to maintain RAM data $V_{DD4}$ During STOP mode1.8sting speed *6Minimum instruction execution timetc1 $V_{DD5} = 2.7$ V to 5.5 V0.125tc2 $V_{DD5} = 2.7$ V to 5.5 V0.05	$\begin{tabular}{ c c c c c } \hline Paramete & Symbol & Concitions & \hline Rating \\ \hline MIN & TYP & I \\ \hline r \ supply \ voltage \ *5 & \\ \hline Power \ supply \ voltage & \hline & V_{DD1} & fs \le 8 \ MHz & 1.8 & 1.8 & 1.8 \\ \hline V_{DD2} & fs \le 20 \ MHz & 2.7 & 1.8$	$\begin{tabular}{ c c c c c } \hline Ta = -40 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$


\*5 fs : Machine clock frequency.

 $t_{c1}$  to  $t_{c2}$ : In the case of multiplied clock by PLL or external high-speed clock as Machine clock.

 $t_{c3}$  : In the case of external high-speed clock as Machine clock.

V<sub>SS</sub> = 0 V Ta =- 40 °C + 85 °C

Parameter		Symbol	Conditions		Unit			
	raiailletei		Conditions	MIN	TYP	MAX		
Cryst	tal oscillator 1 Figure: 5.1 [NC	ORMAL mo	de]					
8	Crystal frequency	f <sub>sosc-1</sub>	V <sub>DD5</sub> =within the range of operation (Refer to specified value of power supply1 to 3)	2.0		10	MHz	
9	Internal feedback resistor	R <sub>f10</sub>	V <sub>DD5</sub> =5.0 V		980		kΩ	
Cryst	tal oscillator 1 Figure: 5.2 [SL	OW mode	1					
10	Crystal frequency	f <sub>sosc-1</sub>	V <sub>DD5</sub> =1.8 V to 5.5 V		32.768		kHz	
11	Internal feedback resistor	R <sub>f20</sub>	V <sub>DD5</sub> =5.0 V		6.2		MΩ	



Note Connect external capacitors suited for the used oscillator. The reference value denotes external capacity value based on our matching result. When crystal oscillator or ceramic oscillator is used, the oscillation frequency is changed depending on the value of capacitor. For external capacity value, please consult the oscillator manufacturer and perform matching tests enough for determining appropriate values.

Parameter			Symbol Conditions		Rating			
Faidmeter		Symbol	Conditions	MIN	TYP	MAX	Unit	
Exter	nal clock input 1 OSC1(OSC2 is uncon	inected)		1				
12	Clock frequency	f <sub>hosc-2</sub>		1.0		10.0	MHz	
13	High level pulse width *7	t <sub>wh1</sub>	<b>F</b> irmer <b>F D</b>	45.0				
14	Low level pulse width *7	t <sub>wl1</sub>	Figure: 5.3	45.0				
15	Rising time *8	t <sub>wr1</sub>		0		5.0	ns	
16	Falling time *8	t <sub>wf1</sub>	Figure: 5.3	0		5.0		
Exter	nal clock input 2 XI(XO is unconnected	)	I					
17	Clock frequency	f <sub>sosc-2</sub>			32.768		kHz	
18	High level pulse width *7	t <sub>wh2</sub>	Figure: 5.4		4.5			
19	Low level pulse width *7	t <sub>wl2</sub>	Figure: 5.4		4.5		μS	
20	Rising time *8	t <sub>wr2</sub>	Figuro: 5.4	0		20		
21	Falling time *8	t <sub>wf2</sub>	Figure: 5.4	0		20	ns	
*7	The clock duty rate in the standard m	node should be 45%	to 55%.	I	1	1		

 \*8 Rising time and falling time are different by oscillation frequency. The max value is not a specified value but a rough value. Consult the manufacturer of the pin for the appropriate after full matching evaluation. V<sub>DD5</sub>=1.8 V to 5.5 V V<sub>SS</sub>=0 V Ta=-40 °C to +85 °C




Figure: 5.4 f<sub>sosc-2</sub> Timing Chart

V<sub>SS</sub>=0 V

#### nuvoTon

#### 5.3 DC Characteristics

					Ta=-4	0 °C to +	85 °C	
	Parameter	Symbol	Symbol Conditions		Rating		Linit	
	Farameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Powe	er supply current *9	(NORMAL	mode : fs=fosc/2 SLOW mode : fs=fx/2)					
1		I <sub>DD1</sub>	fosc=10 MHz [Double-speed mode:fs=fosc] V <sub>DD5</sub> =5 V (In not using PLL) *10		5.2	11		
2		I <sub>DD2</sub>	fosc=8 MHz [Double-speed mode:fs=fosc] V <sub>DD5</sub> =5 V (In not using PLL) *11		4.7	9.4	mA	
3		I <sub>DD3</sub>	fosc=4 MHz [Double-speed mode:fs=fosc] V <sub>DD5</sub> =5 V (In not using PLL) *11		3.4	6	IIIA	
4	Power supply current	I <sub>DD4</sub>	fosc=4 MHz [multiplied by 10:fs=20 MHz] V <sub>DD5</sub> =5 V (In using PLL) *10		8.2	20		
5			fx=32.768 MHz [Normal mode:fs=fx/2] V <sub>DD5</sub> =3 V Ta=25 °C		200	330		
6		I <sub>DD5</sub>	fx=32.768 MHz [Normal mode:fs=fx/2] V <sub>DD5</sub> =3 V Ta=85 °C			470		
7	Supply current during		fx=32.768 MHz V <sub>DD5</sub> =3 V Ta=25 °C		130	255	μA	
8	HALT1 mode	I <sub>DD6</sub>	fx=32.768 kHz  V <sub>DD5</sub> =3 V Ta=85 °C			300		
9	Supply current during	I <sub>DD7</sub>	V <sub>DD5</sub> =5 V Ta=25 °C		125	240		
10	STOP mode	יטטי	V <sub>DD5</sub> =5 V Ta=85 °C			280		

\*9 Measured under conditions at Ta=-40 °C without load. (pull-up / pull-down resistors are unconnected.)

 The supply current during operation, I<sub>DD1</sub> to I<sub>DD5</sub> are measured under the following conditions: After all I/O pins are set to input mode and the cpu mode is set to <NORMAL mode>, the MMOD pin is at V<sub>SS</sub> level, the input pins are at V<sub>DD5</sub> level, and a 10 MHz square wave of V<sub>DD5</sub> and V<sub>SS</sub> amplitudes is input to the OSC1 pin.

- The supply current during operation, I<sub>DD5</sub> is measured under the following conditions: After all I/O pins are set to input mode and the cpu mode is set to <SLOW mode>, the MMOD pin is at V<sub>SS</sub> level, the input pins are at V<sub>DD5</sub> level, and clock is supplied from internal low-speed oscillation circuit.
- The supply current during HALT1 mode, I<sub>DD6</sub> is measured under the following conditions: After all I/O pins are set to input mode and the oscillation is set to <HALT1 mode>, the input pins are at V<sub>DD5</sub> level, and MMOD pin is at V<sub>SS</sub> level.
- The supply current during STOP mode, I<sub>DD7</sub> is measured under the following conditions: After the oscillation is set to <STOP mode>, the MMOD pin is at V<sub>SS</sub> level, the input pins are at V<sub>DD5</sub> level, and the OSC1 is unconnected.
- \*10 In case of setting "1" to bp2 of XSEL register (0x03F2F).
- \*11 In case of setting "0" to bp2 of XSEL register (0x03F2F).

 $\begin{array}{rl} V_{DD5} = 1.8 \ V \ \ to \ 5.5 \ V \ \ V_{SS} = 0 \ V \\ Ta = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C \end{array}$ 

Deremeter					Rating		Linit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Inpu	ut pin 1 MMOD, DMOD, ATRST						
11	Input high voltage	V <sub>IH1</sub>		0.8V <sub>DD5</sub>		V <sub>DD5</sub>	v
12	Input low voltage	V <sub>IL1</sub>		0		0.2V <sub>DD5</sub>	v
13	Input leakage current	I <sub>LK1</sub>	V <sub>IN</sub> =0 V to V <sub>DD5</sub>			± 2	μA
I/O	pin 2 P27 (NRST)	1		1			1
14	Input high voltage	V <sub>IH2</sub>		0.8V <sub>DD5</sub>		V <sub>DD5</sub>	
15	Input low voltage	V <sub>IL2</sub>		0		0.15V <sub>DD5</sub>	V
16	Pull-up resistor	R <sub>RH2</sub>	V <sub>DD5</sub> =5.0V V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ
I/O	pin 3 P10, P20 to P24, P33 to P3	5, P43 to F	47, P50 to P57, P61 to P67, P70 to P77	1		1	1
17	Input high voltage	V <sub>IH3</sub>		0.8V <sub>DD5</sub>		V <sub>DD5</sub>	v
18	Input low voltage	V <sub>IL3</sub>		0		0.2V <sub>DD5</sub>	v
19	Input leak current	I <sub>LK3</sub>	V <sub>IN</sub> =0 V to V <sub>DD5</sub>			± 2	μΑ
20	Pull-up resistor	R <sub>RH3</sub>	V <sub>DD5</sub> =5.0V V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	ko
21	Pull-down resistor	R <sub>RL3</sub>	V <sub>DD5</sub> =5.0V V <sub>IN</sub> =V <sub>DD5</sub> Pull-down resistor ON	10	50	100	kΩ
22	Output high voltage	V <sub>OH3</sub>	V <sub>DD5</sub> =5.0V I <sub>OH</sub> = -0.5 mA	4.5			
23	Output low voltage	V <sub>OL3</sub>	V <sub>DD5</sub> =5.0V I <sub>OL</sub> =1.0 mA			0.5	V
I/O	pin 4 P80 to P87, P90 to P95, P	A0 to PA7	PB0 to PB3	1			
24	Input high voltage	V <sub>IH4</sub>		0.8V <sub>DD5</sub>		V <sub>DD5</sub>	v
25	Input low voltage	V <sub>IL4</sub>		0		0.2V <sub>DD5</sub>	v
26	Input leak current	I <sub>LK4</sub>	V <sub>IN</sub> =0 V to V <sub>DD5</sub>			± 2	μΑ
27	Pull-up resistor	R <sub>RH4</sub>	V <sub>DD5</sub> =5.0 V V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ
28	Output high voltage	V <sub>OH4</sub>	V <sub>DD5</sub> =5.0 V I <sub>OH</sub> =0.5 mA	4.5			v
29	Output low voltage	V <sub>OL4</sub>	V <sub>DD5</sub> =5.0 V I <sub>OL</sub> =1.0 mA			0.5	V
I/O	pin 5 P00 to P06						
30	Input high voltage1	V <sub>IH5</sub>		0.8V <sub>DD5</sub>		V <sub>DD5</sub>	v
31	Input low voltage1	V <sub>IL5</sub>		0		0.2V <sub>DD5</sub>	v
32	Input leak current	I <sub>LK5</sub>	V <sub>IN</sub> =0 V to V <sub>DD5</sub>			± 2	μA
33	Pull-up resistor	R <sub>RH5</sub>	V <sub>DD5</sub> =5.0 V V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	10
34	Pull-down resistor	R <sub>RL5</sub>	V <sub>DD5</sub> =5.0 V V <sub>IN</sub> =V <sub>DD5</sub> Pull-down resistor ON	10	50	100	kΩ
35	Output high voltage	V <sub>OH5</sub>	V <sub>DD5</sub> =5.0V I <sub>OH</sub> = -0.5 mA	4.5			
36	Output low voltage1	V <sub>OL15</sub>	V <sub>DD5</sub> =5.0V I <sub>OL</sub> =1.0 mA LED output OFF			0.5	V
37	Output low voltage2	V <sub>OL25</sub>	V <sub>DD5</sub> =5.0V I <sub>OL</sub> =15 mA LED output ON			1.0	

#### 5.4 A/D Converter Characteristics

Parameter Symb		Cumbal	ol Conditions		Rating				
		Symbol	Conditions	MIN	TYP	MAX	Unit		
1	Resolution					10	Bits		
2	None-linearity error 1		V <sub>DD5</sub> = 5.0 V, V <sub>SS</sub> = 0 V, V <sub>REF+</sub> = 5.0 V			±3	LSB		
3	Differential non- linearity error 1		T <sub>AD</sub> = 800 ns *12			±3	LOD		
4	Zero transition voltage		$V_{DD5} = 5.0 \text{ V}, V_{SS} = 0 \text{ V}, V_{REF+} = 5.0 \text{ V}$	-30	10	30	mV		
5	Full-scale transition voltage		T <sub>AD</sub> = 800 ns *12	4970	4990	5030	IIIV		
6	A/D conversion		T <sub>AD</sub> = 800 ns *12	12.93					
7	time		fx=32.768 kHz, T <sub>AD</sub> = 15.26 μs *12	427.25					
8	Compling time		T <sub>AD</sub> = 800 ns *12	1.6			μs		
9	Sampling time		fx=32.768 kHz T <sub>AD</sub> = 15.26 μs *12	30.52					
10	Reference Voltage	V <sub>REF+</sub>		1.8		V <sub>DD5</sub>			
11	Analog input voltage			V <sub>SS</sub>		V <sub>REF+</sub>	V		
12	Analog input leakage current		When channel is OFF V <sub>ADIN</sub> = 0 V to 5.0 V			±2			
13	Reference voltage pin Leakage current		In Ladder resistance OFF $V_{ss} \leq V_{REF+} \leq V_{DD5}$			±5	μA		
14	Ladder resistance	R <sub>LADD</sub>	V <sub>DD5</sub> = 5.0 V	15	40	80	kΩ		

\*12 T<sub>AD</sub> is A/D conversion clock cycle.

The values of 2 to 5 are guaranteed on the condition that  $V_{DD5}=V_{REF+}=5$  V,  $V_{SS}=0$  V.



The reference voltage input VREF+ pin uses value of 2.0 V  $\leq$  V<sub>REF+</sub>  $\leq$  V<sub>DD5</sub>. When input voltage is V<sub>REF+</sub> < 2.0 V, there is a possibility that the microcontroller malfunctions.

V <sub>DD5</sub> =5.0 V V <sub>SS</sub> =0 V
Ta=-40 °C to + 85 °C

#### 5.5 Auto Reset Characteristics

$V_{DD5}$ = $V_{RST}$ to 5.5 V	V <sub>SS</sub> =0 V
Ta=-40 °	°C to +85 °C

	Parameter	Symbol	Conditions		Unit			
	Falameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Pov	ver supply voltage		•				•	
1	Operation voltage	V <sub>DD7</sub>	When using auto reset	V <sub>RST</sub>		5.5	V	
Aut	o reset circuit		•					
2	Reset detection voltage	V <sub>RST1</sub>	At rising	2.00	2.10	2.20	V	
3	Reset detection voltage	V <sub>RST2</sub>	At falling	1.90	2.00	2.10	v	
4	Rate of change power supply voltage	$\Delta t / \Delta V$		2			ms/V	
Pov	Power supply current							
5	Auto reset circuit consumption	I <sub>DD8</sub>	$V_{DD5} = 5 V$		1.5	3	μΑ	

#### 5.6 Flash EEPROM Programming Condition

 $\label{eq:VDD5} \begin{array}{l} \mathsf{V}_{\text{DD5}} = 2.7 \ \text{V} \ \text{to} \ 5.5 \ \text{V} \ \ \text{V}_{\text{SS}} = 0 \ \text{V} \\ \text{Ta=-40^{\circ}C} \ \text{to} \ +85^{\circ}\text{C} \end{array}$ 

	Parameter	Symbol	Conditions		Unit		
		Gymbol	Conditions	MIN	TYP	MAX	Onit
1	Voltage for rewriting	V <sub>DDEW</sub>		2.7		5.5	V
2	Data retention period	E <sub>MAX</sub>	Guaranteed number of rewritable times			1000	Time
3	Data retention period *1	T <sub>HOLD8</sub>	Ta = 85 °C, P/E times $\leq$ 1000	10			Year


\*1 Including time when power is turned off


#### 5.7 Power Supply Voltage Detection Circuit

			V <sub>DD5</sub> = 1.8 V to 5.5 V V <sub>SS</sub> = 0 V Ta=-40°C to +85°C				
		Symbol		Rating			
	Parameter		Conditions	MIN	TYP	MAX	Unit
Powe	r supply voltage						
1	Power supply voltage detection level 1-1	V <sub>LVI11</sub>	At rising	3.8	4.0	4.2	
2	Power supply voltage detection level 1-2	V <sub>LVI12</sub>	At falling	3.7	3.9	4.1	
3	Power supply voltage detection level 2-1	V <sub>LVI21</sub>	At rising	3.6	3.8	4.0	
4	Power supply voltage detection level 2-2	V <sub>LVI22</sub>	At falling	3.5	3.7	3.9	
5	Power supply voltage detection level 3-1	V <sub>LVI31</sub>	At rising	3.4	3.6	3.8	
6	Power supply voltage detection level 3-2	V <sub>LVI32</sub>	At falling	3.3	3.5	3.7	
7	Power supply voltage detection level 4-1	V <sub>LVI41</sub>	At rising	3.2	3.4	3.6	
8	Power supply voltage detection level 4-2	V <sub>LVI42</sub>	At falling	3.1	3.3	3.5	
9	Power supply voltage detection level 5-1	V <sub>LVI51</sub>	At rising	3.0	3.2	3.4	
10	Power supply voltage detection level 5-2	V <sub>LVI52</sub>	At falling	2.9	3.1	3.3	
11	Power supply voltage detection level 6-1	V <sub>LVI61</sub>	At rising	2.8	3.0	3.2	V
12	Power supply voltage detection level 6-2	V <sub>LVI62</sub>	At falling	2.7	2.9	3.1	
13	Power supply voltage detection level 7-1	V <sub>LVI71</sub>	At rising	2.7	2.8	2.9	
14	Power supply voltage detection level 7-2	V <sub>LVI72</sub>	At falling	2.6	2.7	2.8	
15	Power supply voltage detection level 8-1	V <sub>LVI81</sub>	At rising	2.5	2.6	2.7	
16	Power supply voltage detection level 8-2	V <sub>LVI82</sub>	At falling	2.4	2.5	2.6	
17	Power supply voltage detection level 9-1	V <sub>LVI91</sub>	At rising	2.3	2.4	2.5	
18	Power supply voltage detection level 9-2	V <sub>LVI92</sub>	At falling	2.2	2.3	2.4	
19	Power supply voltage detection level 10-1	V <sub>LVI101</sub>	At rising	2.1	2.2	2.3	
20	Power supply voltage detection level 10-2	V <sub>LVI102</sub>	At falling	2.0	2.1	2.2	
21	Minimum pulse width	T <sub>W</sub>		20	60		ms
22	Supply voltage change rate	$\Delta t / \Delta V$		2			ms/V
Consi	umption current	1	<u>ı</u>	1	I	1	1
23	Consumption current in power supply voltage detection circuit	I <sub>DD16</sub>	V <sub>DD5</sub> = 5.0 V		2	4	μΑ

# 6 Package Dimension

LQFP 80-pin (14 mm square, 0.65 mm pitch)







This package dimension is subject to change. Before using this product, please obtain product specifications from our sales offices.

# KM101EFG1 Series Datasheet6

#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners