



NV3601

CMOS Output Window Voltage Detector with High Withstand of SENSE Pin

FEATURES

- Input Voltage Range (Maximum Rating):
2.4 V to 6.0 V (7.0 V)
- SENSE Pin Voltage Range (Maximum Rating):
0 V to 42.0 V (50.0 V)
- Operating Temperature Range: -40 °C to 105 °C
- Quiescent Current: Typ. 1.4 μ A (VDD pin only)
Max. 4.0 μ A (Includes SENSE pin current)
- Under Voltage Detection:
3.3 V to 19.8 V (0.1 V increment)
Accuracy: ± 0.6 % ($T_a = 25$ °C)
 ± 1.5 % (-40 °C to 105 °C)
- Over Voltage Detection:
4.5 V to 22.2 V (0.1 V increment)
Accuracy: ± 0.6 % ($T_a = 25$ °C)
 ± 1.5 % (-40 °C to 105 °C)
- Hysteresis: A/C/E/G Typ. 1.0% with hysteresis
B/D/F/H No hysteresis
- Under Voltage/Over Voltage
Detection Delay Time: Typ. 40 μ s
- Under Voltage/Over Voltage
Release Delay Time: Typ. 230 μ s
- Output Type: NMOS Open Drain or CMOS

GENERAL DESCRIPTION

The NV3601 is using a CMOS based window voltage detector.

In addition to monitoring voltage drops, it can also detect over voltages as abnormalities, allowing you to understand the operating status of your system in detail.

Additionally, the high withstand voltage of 42 V at the SENSE pin allows this device to directly monitor battery voltage.


NMOS open drain output type or CMOS output type can be selected for the output type.

Therefore, external voltage divider resistors and pull-up resistors are no longer required, reducing the number of external components and the dark current of the system. Furthermore, the presence or absence of hysteresis and the detection output logic ("Low" or "High") can be selected, allowing optimal operation to be achieved according to the system functions.


APPLICATIONS

- Power supply voltage supervisor in Factory Automation Equipment.
- Voltage supervisor in control devices like a PLCs.
- Power supply voltage supervisor in battery using devices like a mobile device.

TYPICAL APPLICATION CIRCUIT



PACKAGE



SOT-23-5-DC
2.9 × 2.8 × 1.1
(UNIT:mm)

PRODUCT NAME INFORMATION

NV3601 aa bbb c dd e

Description of configuration

Composition	Item	Description
aa	Package Code	DC: SOT-23-5-DC
bbb	Setting Voltage	Set under voltage detection (V_{UVDET}) and over voltage detection (V_{OVDET}) The under voltage detection can be set between 3.3 V to 19.8 V (0.1 V increment), The over voltage detection can be set between 4.5 V to 22.2 V (0.1 V increment).
c	Version	Output type ("NMOS open drain" or "CMOS"), Output logic when detecting ("Low" or "High"), Hysteresis ("With hysteresis" or "No hysteresis")
dd	Packing	Insert direction. Refer to the packing specifications.
e	Grade	Indicates the quality grade. S: Consumer

Version

c	Output Type	Output Logic at Detection	Hysteresis
A	NMOS open drain	Low	✓
B	NMOS open drain	Low	-
C	NMOS open drain	High	✓
D	NMOS open drain	High	-
E	CMOS	Low	✓
F	CMOS	Low	-
G	CMOS	High	✓
H	CMOS	High	-

Grade

e	Applications	Operating Temperature Range	Test Temperature
S	General-purpose and Consumer application	-40 °C to 105 °C	25 °C


ORDER INFORMATION

PRODUCT NAME	PACKAGE	RoHS	HALOGEN-FREE	PLATING COMPOSITION	WEIGHT (mg)	QUANTITY PER REEL (pcs/reel)
NV3601 DC bbb c E1 S	SOT-23-5-DC	Yes	Yes	Sn	14.0	3000

Click [here](#) for checking details.

Note: Contact our sales representatives for other voltages.

PIN DESCRIPTIONS




SOT-23-5-DC Pin Configuration


Pin No.	Pin Name	I/O	Description
1	SENSE	I	SENSE Voltage Input Pin
2	GND	-	Ground Pin
3	UV	O	Under Voltage Detection Output Pin NV3601DCxxxA/B/E/F: outputs "Low" reset signal when a voltage drops below the detection voltage. NV3601DCxxxC/D/G/H: outputs "High" reset signal when a voltage drops below the detection voltage. The "High" output level for CMOS output type is the VDD pin voltage.
4	OV	O	Over Voltage Detection Output Pin NV3601DCxxxA/B/E/F: outputs "Low" reset signal when a voltage drops below the detection voltage. NV3601DCxxxC/D/G/H: outputs "High" reset signal when a voltage drops below the detection voltage. The "High" output level for CMOS output type is the VDD pin voltage.
5	VDD	Power	Power Supply Input Pin

Please refer to "[TYPICAL APPLICATION CIRCUIT](#)" or "[THEORY OF OPERATION](#)" for details.

Internal Equivalent Circuit Diagram of Pin



SENSE pin internal equivalent circuit diagram



※Dotted frame corresponds to (NV3601DCxxxE/F/G/H)

UV pin / OV pin internal equivalent circuit diagram

ABSOLUTE MAXIMUM RATINGS

	Symbol	Ratings	Unit
VDD Pin Voltage	V _{DD}	-0.3 to 7.0	V
SENSE Pin Voltage	V _{SENSE}	-0.3 to 50.0	V
UV Pin Voltage	V _{UVOUT}	-0.3 to 7.0	V
OV Pin Voltage	V _{OVOUT}	-0.3 to 7.0	V
UV Pin Output Current	I _{UVOUT}	30	mA
OV Pin Output Current	I _{OVOUT}	30	mA
Junction Temperature Range ^{*1}	T _j	-40 to 125	°C
Storage Temperature Range	T _{stg}	-55 to 125	°C

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the lifetime and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

^{*1} Calculate the power consumption of the IC from the operating conditions and calculate the junction temperature with the thermal resistance. Please refer to "[THERMAL CHARACTERISTICS](#)" for the thermal resistance under our measurement board conditions.

THERMAL CHARACTERISTICS

Parameter	Measurement Result	Unit
Thermal Resistance (θ _{ja})	150	°C/W
Thermal Characterization Parameter (ψ _{jt})	51	

θ_{ja}: Junction-to-Ambient Thermal Resistance

ψ_{jt}: Junction-to-Top Thermal Characterization Parameter

For more information, click [here](#).

ELECTROSTATIC DISCHARGE RATINGS

	Conditions	Protection Voltage
HBM	C = 100 pF, R = 1.5 kΩ	±2000 V
CDM		±1000 V

ELECTROSTATIC DISCHARGE RATINGS

The electrostatic discharge test is done based on JESD47.
In the HBM method, ESD is applied using the power supply pin and GND pin as reference pins.

RECOMMENDED OPERATING CONDITIONS

	Symbol	Ratings	Unit
VDD Pin Voltage	V _{DD}	2.4 to 6.0	V
SENSE Pin Voltage	V _{SENSE}	0 to 42.0	V
UV Pin Pull-up Voltage (NV3601DCxxxA/B/C/D)	V _{UVUP}	0 to 6.0	V
OV Pin Pull-up Voltage (NV3601DCxxxA/B/C/D)	V _{OVUP}	0 to 6.0	V
Operating Temperature Range	T _a	-40 to 105	°C

RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

ELECTRICAL CHARACTERISTICS

$V_{DD} = 6\text{ V}$ unless otherwise specified.

For NV3601DCxxxA/B/C/D (NMOS Open Drain Type), pull-up resistor (R_{UP}) = 100 k Ω , pull-up voltage (V_{VUP} , V_{OVUP}) = 5 V.

For parameter that do not describe the temperature condition, the MIN/MAX value under the condition of $-40\text{ }^{\circ}\text{C} \leq T_a \leq 105\text{ }^{\circ}\text{C}$ is described.

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Under Voltage Detection	V _{UVDET}	V _{SENSE} = Falling	T _a = 25 °C	×0.994	-	×1.006	V
			-40 °C ≤ T _a ≤ 105 °C	×0.985	-	×1.015	V
Over Voltage Detection	V _{OVD}	V _{SENSE} = Rising	T _a = 25 °C	×0.994	-	×1.006	V
			-40 °C ≤ T _a ≤ 105 °C	×0.985	-	×1.015	V
Under Voltage Threshold Hysteresis	V _{UVHYS}	With hysteresis (NV3601DCxxxA/C/E/G)		0.5	1.0	1.5	%
		No hysteresis (NV3601DCxxxB/D/F/H)		-15	-	15	mV
Over Voltage Threshold Hysteresis	V _{OVHYS}	With hysteresis (NV3601DCxxxA/C/E/G)		0.5	1.0	1.5	%
		No hysteresis (NV3601DCxxxB/D/F/H)		-15	-	15	mV
Quiescent Current ^{*1}	I _Q	V _{SENSE} = (V _{UVDET} + V _{OVD}) / 2		-	1.4	2.7	μA
SENSE Pin Current	I _{SENSE}	V _{SENSE} = 12 V		0.2	-	1.3	μA
UVLO Detection Voltage ^{*2}	V _{UVLODET}	V _{DD} = Falling		2.1	-	2.3	V
UVLO Release Voltage ^{*2}	V _{UVLOREL}	V _{DD} = Rising		2.2	-	2.4	V
UV Pin Minimum Operating Voltage ^{*3}	V _{DDLUV}			-	-	1.7	V
OV Pin Minimum Operating Voltage ^{*3}	V _{DDLOV}			-	-	1.7	V
UV Pin Output Current	I _{UVOUT}	UV = "High", V _{DD} = 2.4 V (NV3601DCxxxE/F/G/H)	V _{UVOUT} = V _{DD} - 0.1 V	0.10	-	-	mA
			V _{UVOUT} = V _{DD} - 0.3 V	0.25	-	-	
		UV = "Low", V _{DD} = 2.4 V	V _{UVOUT} = 0.1 V	0.40	-	-	mA
			V _{UVOUT} = 0.3 V	1.00	-	-	
OV Pin Output Current	I _{OVOUT}	OV = "High", V _{DD} = 2.4 V (NV3601DCxxxE/F/G/H)	V _{OVOUT} = V _{DD} - 0.1 V	0.10	-	-	mA
			V _{OVOUT} = V _{DD} - 0.3 V	0.25	-	-	
		OV = "Low", V _{DD} = 2.4 V	V _{OVOUT} = 0.1 V	0.40	-	-	mA
			V _{OVOUT} = 0.3 V	1.00	-	-	
UV Pin Leakage Current ^{*4}	I _{UVOUTLEAK}	V _{UVOUT} = 6 V (NV3601DCxxxA/B/C/D)		-	-	0.3	μA
OV Pin Leakage Current ^{*4}	I _{OVOUTLEAK}	V _{OVOUT} = 6 V (NV3601DCxxxA/B/C/D)		-	-	0.3	μA
Under Voltage Detection Delay Time ^{*5}	t _{UVDET}	V _{DD} = 2.4 V		-	40	90	μs
Over Voltage Detection Delay Time ^{*5}	t _{OVD}	V _{DD} = 2.4 V		-	40	90	μs
Under Voltage Release Delay Time ^{*5}	t _{UVREL}			-	230	600	μs
Over Voltage Release Delay Time ^{*5}	t _{OVREL}			-	230	600	μs

All test items listed in Electrical Characteristics are done under the pulse load condition ($T_j \approx T_a = 25\text{ }^{\circ}\text{C}$)

^{*1} VDD pin current.

^{*2} Due to circuit configuration, $V_{UVLODET} \geq V_{UVLOREL}$ does not hold. The hysteresis is Typ. 0.09 V.

^{*3} This minimum VDD voltage to prevent UV/OV pin output from becoming indefinite.

Judgment conditions are as follows.

NV3601DCxxxA/B/E/F ("Low" output at detection): $V_{UVOUT} \leq 0.1\text{ V}$, $V_{OVOUT} \leq 0.1\text{ V}$

NV3601DCxxxC/D ("High" output at detection, NMOS open drain): $V_{UVOUT} \geq V_{VUP} - 0.1\text{ V}$, $V_{OVOUT} \geq V_{OVUP} - 0.1\text{ V}$

NV3601DCxxxG/H ("High" output at detection, CMOS): $V_{UVOUT} \geq V_{DD} - 0.1\text{ V}$, $V_{OVOUT} \geq V_{DD} - 0.1\text{ V}$

^{*4} Leakage current when the NMOS output transistor is OFF.

^{*5} For detailed conditions of the delay time, refer to "THEORY OF OPERATION".



ELECTRICAL CHARACTERISTICS

[Unit: V]

PRODUCT NAME	V_{UVDET}					V_{OVDET}				
	$T_a = 25\text{ }^{\circ}\text{C}$			$-40\text{ }^{\circ}\text{C} \leq T_a \leq 105\text{ }^{\circ}\text{C}$		$T_a = 25\text{ }^{\circ}\text{C}$			$-40\text{ }^{\circ}\text{C} \leq T_a \leq 105\text{ }^{\circ}\text{C}$	
	MIN	TYP	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX
NV3601DC001 xxxx	3.280	3.3	3.320	3.250	3.350	4.473	4.5	4.527	4.432	4.568
NV3601DC002 xxxx	19.681	19.8	19.919	19.503	20.097	22.066	22.2	22.334	21.867	22.533
NV3601DC003 xxxx	8.946	9.0	9.054	8.865	9.135	19.581	19.7	19.819	19.404	19.996
NV3601DC004 xxxx	4.473	4.5	4.527	4.432	4.568	18.190	18.3	18.410	18.025	18.575
NV3601DC005 xxxx	5.665	5.7	5.735	5.614	5.786	18.090	18.2	18.310	17.927	18.473
NV3601DC006 xxxx	8.449	8.5	8.551	8.372	8.628	18.389	18.5	18.611	18.222	18.778
NV3601DC007 xxxx	4.970	5.0	5.030	4.925	5.075	18.886	19.0	19.114	18.715	19.285
NV3601DC008 xxxx	9.641	9.7	9.759	9.554	9.846	19.383	19.5	19.617	19.207	19.793
NV3601DC009 xxxx	8.449	8.5	8.551	8.372	8.628	19.383	19.5	19.617	19.207	19.793

All test items listed in Electrical Characteristics are done under the pulse load condition ($T_j \approx T_a = 25\text{ }^{\circ}\text{C}$)

TYPICAL APPLICATION CIRCUIT



EXTERNAL COMPONENTS

Pull-up Resistor (R_{UP})

NV3601DCxxxA/B/C/D: UV pin voltage and OV pin voltage depend on the external pull-up resistor (R_{UP}).

Refer to the next formula and choose an appropriate value for the resistance.

Herein, V_{UP} is pull-up voltage, $I_{OUTLEAK}$ is the leakage current while NMOS output transistor turns off.

(1) Lower limit of the pull-up resistor (R_{UP})

"Low" voltage level (V_{OUTL}) of UV/OV is determined by on resistance (R_{ON}) of NMOS output transistor, pull-up resistor (R_{UP}) and pull-up voltage (V_{UP}).

$$V_{OUTL} = R_{ON} / (R_{ON} + R_{UP}) \times V_{UP}$$

The maximum value of R_{ON} can be calculated by the next equation with using the value of "UV/OV Pin Output Current" of Electrical Characteristics Table. ($V_{OUTL} \leq 0.3 \text{ V}$)

$$R_{ON} (\text{MAX}) = 0.3 \text{ V} / 1 \text{ mA} = 0.3 \text{ k}\Omega$$

To obtain the desirable "Low" voltage level, the minimum value of R_{UP} should satisfy the next equation.

$$R_{UP} \geq (V_{UP} - V_{OUTL}) / V_{OUTL} \times R_{ON}$$

* If R_{UP} is small, the quiescent current under the condition of "Low" output ($\approx V_{UP}/R_{UP}$) may increase.
(The recommendation value of the pull-up resistor is 1 k Ω or more.)

(2) Higher limit of the pull-up resistor (R_{UP})

"High" voltage level (V_{OUTH}) of UV/OV is determined by the leakage current ($I_{OUTLEAK}$), pull-up resistor (R_{UP}) and pull-up voltage (V_{UP}).

$$V_{OUTH} = V_{UP} - I_{OUTLEAK} \times R_{UP}$$

The maximum value of $I_{OUTLEAK}$ is specified in the Electrical Characteristics Table. (UV/OV pin leakage current = 0.3 μA .)

To satisfy the desirable "High" voltage, the higher limit of R_{UP} should satisfy the next equation.

$$R_{UP} \leq (V_{UP} - V_{OUTH}) / I_{OUTLEAK}$$


(Ex.)

$V_{UP} = 5 \text{ V}$, The target UV/OV pin voltage "Low" = 0.3 V, "High" = 4.7 V


By the equation (1), $R_{UP} \geq (5 \text{ V} - 0.3 \text{ V}) / 0.3 \text{ V} \times 0.3 \text{ k}\Omega = 4.7 \text{ k}\Omega$

By the equation (2), $R_{UP} \leq (5 \text{ V} - 4.7 \text{ V}) / 0.3 \mu\text{A} = 1 \text{ M}\Omega$


Therefore, appropriate value range of pull-up resistor is from 4.7 k Ω to 1 M Ω .




BLOCK DIAGRAMS




NV3601DCxxx A/B Block Diagram



NV3601DCxxx C/D Block Diagram




NV3601DCxxx E/F Block Diagram



NV3601DCxxx G/H Block Diagram

THEORY OF OPERATION

1. During VDD pin power-up, when V_{DD} exceeds the UVLO release voltage, if $V_{SENSE} \geq V_{UVREL}$




- (1) V_{DD} is equal or lower than UV pin minimum operating voltage (V_{DDLUV}), UV output is not guaranteed. "(Indefinite)"
- (2) V_{DD} exceeds V_{DDLUV} , UV output asserts "detected condition".
- (3) V_{DD} exceeds UVLO release voltage ($V_{UVLOREL}$), if SENSE pin voltage (V_{SENSE}) is equal or more than the UV release voltage^{*1} ($V_{UVREL} = V_{UVDET} + V_{UVHYS}$), after the UV start-up time^{*2} ($t_{UVSTART}$: Max. 1 ms), UV output asserts "released condition". Even though V_{SENSE} falls, unless otherwise the voltage is less than the UV detection voltage (V_{UVDET}), "released condition" is maintained.
- (4) Further V_{SENSE} falls and be lower than the V_{UVDET} , after the UV detection delay time (t_{UVDET} : Typ. 40 μ s), UV output asserts "detected condition".
- (5) V_{SENSE} rises and exceeds V_{UVREL} , after the UV release delay time (t_{UVREL} : Typ. 230 μ s), UV output asserts "released condition".
- (6) V_{DD} falls and when it becomes equal or lower than the UVLO detection voltage ($V_{UVLODET}$), UV output asserts "detected condition".

^{*1} In NV3601DCxxx B/D/F/H, $V_{UVREL} = V_{UVDET}$.

^{*2} UV start-up time ($t_{UVSTART}$) is the sum of UVLO release delay time and UV release delay time.

2. During VDD pin power-up, when VDD exceeds the UVLO release voltage, if $V_{SENSE} \leq V_{OVREL}$



- (1) VDD is equal or lower than OV pin minimum operating voltage (VDDLOV), OV output is not guaranteed. "(Indefinite)".
- (2) VDD exceeds VDDLOV, OV output asserts "detected condition".
- (3) VDD exceeds UVLO release voltage (V_UVLOREL), if SENSE pin voltage (VSENSE) is equal or lower than the OV release voltage^{*1} (VOVREL = V_OVDET - V_OVHYS), after OV start-up time^{*2} (t_OVSTART: Max. 1 ms), OV output asserts "released condition".
- (4) Further VSENSE rises, and when it becomes equal or more than OV detection voltage (V_OVDET), after OV detection delay time (t_OVDET: Typ. 40 μs), OV output asserts "detected condition".
- (5) VSENSE falls and when it becomes equal or lower than V_OVREL, after OV release delay time (t_OVREL: Typ. 230 μs), OV output asserts "released condition". Even though VSENSE rises, unless otherwise the voltage is more than V_OVDET, "released condition" is maintained.
- (6) VDD falls and when it becomes equal or less than UVLO detection voltage (V_UVLODET), OV output asserts "detected condition".

^{*1} In NV3601DCxxx B/D/F/H, V_OVREL = V_OVDET.

^{*2} OV start-up time (t_OVSTART) is the sum of UVLO release delay time and OV release delay time.

Under Voltage Detection Delay Time (t_{UVDET})




Under voltage detection delay time (t_{UVDET}) means the period from the falling edge of the pulse between $V_{UVDET} \times 1.05$ and $V_{UVDET} \times 0.95$ for SENSE pin to the designated conditions shown below.

NV3601DCxxxA/B: Until UV pin voltage reaches $V_{UP} \times 0.1$. (V_{UP} is pull-up voltage of UV pin)

NV3601DCxxxE/F: Until UV pin voltage reaches $V_{DD} \times 0.1$.

NV3601DCxxxG/H: Until UV pin voltage reaches $V_{DD} \times 0.9$.

As for NV3601DCxxxC/D, the delay time may be longer than expected by the effect of the parasitic capacitance of PCB and pull-up resistor.

**NV3601DCxxxA/B****NV3601DCxxxE/F****NV3601DCxxxG/H**

Over Voltage Detection Delay Time (t_{OVDET})




Over voltage detection delay time (t_{OVDET}) means the period from the rising edge of the pulse between $V_{OVDET} \times 0.95$ and $V_{OVDET} \times 1.05$ for SENSE pin to the designated conditions shown below.

NV3601DCxxxA/B: Until OV pin voltage reaches $V_{UP} \times 0.1$. (V_{UP} is pull-up voltage of OV pin)

NV3601DCxxxE/F: Until OV pin voltage reaches $V_{DD} \times 0.1$.

NV3601DCxxxG/H: Until OV pin voltage reaches $V_{DD} \times 0.9$.

As for NV3601DCxxxC/D, the delay time may be longer than expected by the effect of the parasitic capacitance of PCB and pull-up resistor.

**NV3601DCxxxA/B****NV3601DCxxxE/F****NV3601DCxxxG/H**

Under Voltage Release Delay Time (t_{UVREL})




Under voltage release delay time (t_{UVREL}) means the period from the rising edge of the pulse between $V_{UVDET} \times 0.95$ and $V_{UVDET} \times 1.05$ to the designated conditions shown below.

NV3601DCxxxC/D: Until UV pin voltage reaches $V_{UP} \times 0.1$. (V_{UP} is pull-up voltage of UV pin.)

NV3601DCxxxE/F: Until UV pin voltage reaches $V_{DD} \times 0.9$.

NV3601DCxxxG/H: Until UV pin voltage reaches $V_{DD} \times 0.1$.

As for NV3601DCxxxA/B, the delay time may be longer than expected by the effect of the parasitic capacitance of PCB and pull-up resistor.

**NV3601DCxxxC/D****NV3601DCxxxE/F****NV3601DCxxxG/H**

Over Voltage Release Delay Time (t_{OVREL})




Over voltage release delay time (t_{OVREL}) means the period from the falling edge of the pulse between $V_{OVDET} \times 1.05$ and $V_{OVDET} \times 0.95$ for SENSE pin to the designated conditions shown below.

NV3601DCxxxC/D: Until OV pin voltage reaches $V_{UP} \times 0.1$. (V_{UP} is pull-up voltage of OV pin)

NV3601DCxxxE/F: Until OV pin voltage reaches $V_{DD} \times 0.9$.

NV3601DCxxxG/H: Until OV pin voltage reaches $V_{DD} \times 0.1$.

As for NV3601DCxxxA/B, the delay time may be longer than expected by the effect of the parasitic capacitance of PCB and pull-up resistor.

**NV3601DCxxxC/D****NV3601DCxxxE/F****NV3601DCxxxG/H**

THERMAL CHARACTERISTICS (SOT-23-5-DC)

Thermal characteristics depend on mounting conditions. The thermal characteristics below are the results of measurements under measurement conditions determined by our company with reference to JEDEC STD. (JESD51).

Measurement Result


Item	Measurement Result
Thermal Resistance (θ_{ja})	150 °C/W
Thermal Characterization Parameter (ψ_{jt})	51 °C/W

θ_{ja} : Junction-to-Ambient Thermal Resistance


ψ_{jt} : Junction-to-Top Thermal Characterization Parameter

Measurement Conditions


Item	Specification
Measurement Condition	Mounting on Board (Still Air)
Board material	FR-4
Board size	76.2 mm × 114.3 mm × t 0.8 mm
Copper foil layer	1 50 mm × 50 mm (coverage rate 95%), t 0.040 mm
	2 50 mm × 50 mm (coverage rate 100%), t 0.035 mm
	3 50 mm × 50 mm (coverage rate 100%), t 0.035 mm
	4 50 mm × 50 mm (coverage rate 100%), t 0.040 mm
Thermal vias	φ 0.3 mm × 7 pcs



Measurement Board Pattern



Cross section view of layers and vias



Enlarged view of IC mounting area

● CALCULATION METHOD OF JUNCTION TEMPERATURE

The junction temperature (T_j) can be calculated from the following formula.

$$T_j = T_a + \theta_{ja} \times P$$


$$T_j = T_c(\text{top}) + \psi_{jt} \times P$$

Where:

- T_a : Ambient temperature
- $T_c(\text{top})$: Package mark side center temperature
- P : Power consumption under user's conditions

MARKING SPECIFICATION

- ①②③ : Product Code (Abbreviation)
 ④⑤ : Lot Number ... Alphanumeric Serial Number



SOT-23-5-DC Marking

NOTICE

There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or distributor before attempting to use AOI.

Marking List

Product Code	Under Voltage Detection (V_{UVDET}) [V]	Over Voltage Detection (V_{OVDET}) [V]	① ② ③
NV3601DC001A	3.3	4.5	1 0 A
NV3601DC002A	19.8	22.2	1 0 B
NV3601DC003A	9.0	19.7	1 0 C
NV3601DC004A	4.5	18.3	1 0 D
NV3601DC005A	5.7	18.2	1 0 E
NV3601DC006A	8.5	18.5	1 0 F
NV3601DC007A	5.0	19.0	1 0 G
NV3601DC008A	9.7	19.5	1 0 H
NV3601DC009A	8.5	19.5	1 0 J
NV3601DC001B	3.3	4.5	1 1 A
NV3601DC002B	19.8	22.2	1 1 B
NV3601DC003B	9.0	19.7	1 1 C
NV3601DC004B	4.5	18.3	1 1 D
NV3601DC005B	5.7	18.2	1 1 E
NV3601DC006B	8.5	18.5	1 1 F
NV3601DC007B	5.0	19.0	1 1 G
NV3601DC008B	9.7	19.5	1 1 H
NV3601DC009B	8.5	19.5	1 1 J

Marking List

Product Code	Under Voltage Detection (V _{UVDET}) [V]	Over Voltage Detection (V _{OVDET}) [V]	① ② ③
NV3601DC001C	3.3	4.5	1 2 A
NV3601DC002C	19.8	22.2	1 2 B
NV3601DC003C	9.0	19.7	1 2 C
NV3601DC004C	4.5	18.3	1 2 D
NV3601DC005C	5.7	18.2	1 2 E
NV3601DC006C	8.5	18.5	1 2 F
NV3601DC007C	5.0	19.0	1 2 G
NV3601DC008C	9.7	19.5	1 2 H
NV3601DC009C	8.5	19.5	1 2 J
NV3601DC001D	3.3	4.5	1 3 A
NV3601DC002D	19.8	22.2	1 3 B
NV3601DC003D	9.0	19.7	1 3 C
NV3601DC004D	4.5	18.3	1 3 D
NV3601DC005D	5.7	18.2	1 3 E
NV3601DC006D	8.5	18.5	1 3 F
NV3601DC007D	5.0	19.0	1 3 G
NV3601DC008D	9.7	19.5	1 3 H
NV3601DC009D	8.5	19.5	1 3 J
NV3601DC001E	3.3	4.5	1 4 A
NV3601DC002E	19.8	22.2	1 4 B
NV3601DC003E	9.0	19.7	1 4 C
NV3601DC004E	4.5	18.3	1 4 D
NV3601DC005E	5.7	18.2	1 4 E
NV3601DC006E	8.5	18.5	1 4 F
NV3601DC007E	5.0	19.0	1 4 G
NV3601DC008E	9.7	19.5	1 4 H
NV3601DC009E	8.5	19.5	1 4 J
NV3601DC001F	3.3	4.5	1 5 A
NV3601DC002F	19.8	22.2	1 5 B
NV3601DC003F	9.0	19.7	1 5 C
NV3601DC004F	4.5	18.3	1 5 D
NV3601DC005F	5.7	18.2	1 5 E
NV3601DC006F	8.5	18.5	1 5 F
NV3601DC007F	5.0	19.0	1 5 G
NV3601DC008F	9.7	19.5	1 5 H
NV3601DC009F	8.5	19.5	1 5 J

Marking List

Product Code	Under Voltage Detection (V _{UVDET}) [V]	Over Voltage Detection (V _{OVDET}) [V]	① ② ③
NV3601DC001G	3.3	4.5	1 6 A
NV3601DC002G	19.8	22.2	1 6 B
NV3601DC003G	9.0	19.7	1 6 C
NV3601DC004G	4.5	18.3	1 6 D
NV3601DC005G	5.7	18.2	1 6 E
NV3601DC006G	8.5	18.5	1 6 F
NV3601DC007G	5.0	19.0	1 6 G
NV3601DC008G	9.7	19.5	1 6 H
NV3601DC009G	8.5	19.5	1 6 J
NV3601DC001H	3.3	4.5	1 7 A
NV3601DC002H	19.8	22.2	1 7 B
NV3601DC003H	9.0	19.7	1 7 C
NV3601DC004H	4.5	18.3	1 7 D
NV3601DC005H	5.7	18.2	1 7 E
NV3601DC006H	8.5	18.5	1 7 F
NV3601DC007H	5.0	19.0	1 7 G
NV3601DC008H	9.7	19.5	1 7 H
NV3601DC009H	8.5	19.5	1 7 J

APPLICATIONS NOTES

Power-up Considerations


When SENSE pin voltage (V_{SENSE}) is in between UV detection voltage and release voltage, OV detection voltage and release voltage, output voltage may indefinite depending on the slew rate of VDD pin voltage (V_{DD}) and rising level width.

Power-down Considerations

As for NV3601DCxxxA/C/E/G, when SENSE pin voltage (V_{SENSE}) is just a little lower than the under voltage detection voltage (V_{UVDET}), if VDD pin voltage (V_{DD}) goes down drastically, UV pin may release a pulse shown the below figure. When V_{SENSE} is just a little lower than the over voltage release voltage (V_{OVREL}), if V_{DD} goes down drastically, OV pin may release a pulse shown the below figure. In such cases, put a capacitor (C_{IN}) between VDD pin and GND pin to make falling speed of V_{DD} slow.

In the case of $V_{\text{SENSE}} = V_{\text{UVDET}} \times 0.99$, or $V_{\text{SENSE}} = V_{\text{OVREL}} \times 0.985$, we recommend the falling slew rate of V_{DD} is slower than $-10 \text{ mV}/\mu\text{s}$.

As for NV3601DCxxxB/D/F/H, there is no hysteresis voltage, therefore, the impact from the power fluctuation may be serious. If the extra capacitor between VDD pin and GND pin is not effective, add another capacitor between UV/OV pins and GND.




TYPICAL CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.

$V_{DD} = 3.3\text{ V}$, NV3601DCxxxE, $T_a = 25\text{ }^{\circ}\text{C}$ unless otherwise noted.


1) UV Detection / Release Voltage vs Temperature

$V_{UVDET} = 3.3\text{ V}$




OV Detection / Release Voltage vs Temperature


$V_{OVDet} = 4.5\text{ V}$




$V_{UVDET} = 8.0\text{ V}$




$V_{OVDet} = 18.0\text{ V}$



$V_{UVDET} = 19.8\text{ V}$




$V_{OVDet} = 22.2\text{ V}$




2) UV Detection / Release Voltage vs VDD Pin Voltage

$V_{UVDET} = 3.3\text{ V}$




OV Detection / Release Voltage vs VDD Pin Voltage


$V_{OVDet} = 4.5\text{ V}$




$V_{UVDET} = 8.0\text{ V}$




$V_{OVDet} = 18.0\text{ V}$



$V_{UVDET} = 19.8\text{ V}$




$V_{OVDet} = 22.2\text{ V}$




3) Quiescent Current vs VDD Pin Voltage

$V_{\text{UVDET}} = 8.0 \text{ V}$, $V_{\text{OVDET}} = 18.0 \text{ V}$, $V_{\text{SENSE}} = (V_{\text{UVDET}} + V_{\text{OVDET}}) / 2$
 $V_{\text{DD}} = 6.0 \text{ V to } 0 \text{ V}$




4) Quiescent Current vs SENSE Pin Voltage

$V_{\text{UVDET}} = 8.0 \text{ V}$, $V_{\text{OVDET}} = 18.0 \text{ V}$




5) SENSE Pin Current vs SENSE Pin Voltage


$V_{\text{UVDET}} = 3.3 \text{ V}$, $V_{\text{OVDET}} = 4.5 \text{ V}$



$V_{\text{UVDET}} = 8.0 \text{ V}$, $V_{\text{OVDET}} = 18.0 \text{ V}$



$V_{\text{UVDET}} = 19.8 \text{ V}$, $V_{\text{OVDET}} = 22.2 \text{ V}$




6) UV Pin Voltage vs VDD Pin Voltage

NV3601DCxxxA


$V_{UVUP} = V_{OVUP} = 5.0 \text{ V}$, $R_{UP} = 100 \text{ k}\Omega$

$V_{UVDET} = 8.0 \text{ V}$, $V_{SENSE} = (V_{UVDET} + V_{OVDET}) / 2$



OV Pin Voltage vs VDD Pin Voltage


$V_{OVDET} = 18.0 \text{ V}$, $V_{SENSE} = (V_{UVDET} + V_{OVDET}) / 2$




NV3601DCxxxC

$V_{UVUP} = V_{OVUP} = 5.0 \text{ V}$, $R_{UP} = 100 \text{ k}\Omega$

$V_{UVDET} = 8.0 \text{ V}$, $V_{SENSE} = (V_{UVDET} + V_{OVDET}) / 2$




$V_{OVDET} = 18.0 \text{ V}$, $V_{SENSE} = (V_{UVDET} + V_{OVDET}) / 2$




NV3601DCxxxE

$$V_{\text{UNDET}} = 8.0 \text{ V}, V_{\text{SENSE}} = (V_{\text{UNDET}} + V_{\text{OVDET}}) / 2$$




$$V_{\text{OVDET}} = 18.0 \text{ V}, V_{\text{SENSE}} = (V_{\text{UNDET}} + V_{\text{OVDET}}) / 2$$




NV3601DCxxxG

$$V_{\text{UNDET}} = 8.0 \text{ V}, V_{\text{SENSE}} = (V_{\text{UNDET}} + V_{\text{OVDET}}) / 2$$



$$V_{\text{OVDET}} = 18.0 \text{ V}, V_{\text{SENSE}} = (V_{\text{UNDET}} + V_{\text{OVDET}}) / 2$$




7) UV Pin Voltage vs SENSE Pin Voltage

NV3601DCxxxA


$V_{UVUP} = V_{OVUP} = 5.0 \text{ V}$, $R_{UP} = 100 \text{ k}\Omega$

$V_{UVDET} = 8.0 \text{ V}$



OV Pin Voltage vs SENSE Pin Voltage


$V_{OVDET} = 18.0 \text{ V}$




NV3601DCxxxC

$V_{UVUP} = V_{OVUP} = 5.0 \text{ V}$, $R_{UP} = 100 \text{ k}\Omega$

$V_{UVDET} = 8.0 \text{ V}$




$V_{OVDET} = 18.0 \text{ V}$




NV3601DCxxxE

$V_{\text{UVDET}} = 8.0 \text{ V}$




$V_{\text{OVDET}} = 18.0 \text{ V}$




NV3601DCxxxG

$V_{\text{UVDET}} = 8.0 \text{ V}$




$V_{\text{OVDET}} = 18.0 \text{ V}$




8) UV Pin NMOS Output Current vs VDD Pin Voltage

$V_{UVDET} = 8.0\text{ V}$, $V_{SENSE} = 0\text{ V}$, $V_{UVOUT} = 0.1\text{ V}$




OV Pin NMOS Output Current vs VDD Pin Voltage

$V_{OVDET} = 18.0\text{ V}$, $V_{SENSE} = 24\text{ V}$, $V_{OVOUT} = 0.1\text{ V}$




9) UV Pin PMOS Output Current vs VDD Pin Voltage

$V_{UVDET} = 8.0\text{ V}$, $V_{SENSE} = 24\text{ V}$, $V_{UVOUT} = V_{DD} - 0.1\text{ V}$




OV Pin PMOS Output Current vs VDD Pin Voltage




$V_{OVDET} = 18.0\text{ V}$, $V_{SENSE} = 0\text{ V}$, $V_{OVOUT} = V_{DD} - 0.1\text{ V}$



10) UV Pin NMOS Output Current vs UV Pin Voltage


 $V_{UVDET} = 8.0\text{ V}$, $V_{SENSE} = 0\text{ V}$, $V_{UVOUT} = 0\text{ V to } V_{DD}$ 

OV Pin NMOS Output Current vs OV Pin Voltage

 $V_{OVDET} = 18.0\text{ V}$, $V_{SENSE} = 24\text{ V}$, $V_{OVOUT} = 0\text{ V to } V_{DD}$ 11) UV Pin PMOS Output Current
vs VDD Pin Voltage - UV Pin Voltage $V_{UVDET} = 8.0\text{ V}$, $V_{SENSE} = 24\text{ V}$, $V_{UVOUT} = V_{DD}$ to 0 V OV Pin PMOS Output Current
vs VDD Pin Voltage - OV Pin Voltage $V_{OVDET} = 18.0\text{ V}$, $V_{SENSE} = 0\text{ V}$, $V_{OVOUT} = V_{DD}$ to 0 V 


12) UV Release Delay Time vs Temperature

$$V_{\text{SENSE}} = V_{\text{UVDET}} \times 0.95 \text{ to } V_{\text{UVDET}} \times 1.05$$



OV Release Delay Time vs Temperature


$$V_{\text{SENSE}} = V_{\text{OVDET}} \times 1.05 \text{ to } V_{\text{OVDET}} \times 0.95$$



13) UV Release Delay Time vs VDD Pin Voltage

$$V_{\text{SENSE}} = V_{\text{UVDET}} \times 0.95 \text{ to } V_{\text{UVDET}} \times 1.05$$


$$V_{\text{UVDET}} = 3.3 \text{ V}$$



OV Release Delay Time vs VDD Pin Voltage


$$V_{\text{SENSE}} = V_{\text{OVDET}} \times 1.05 \text{ to } V_{\text{OVDET}} \times 0.95$$

$$V_{\text{OVDET}} = 4.5 \text{ V}$$




$$V_{\text{SENSE}} = V_{\text{UVDET}} \times 0.95 \text{ to } V_{\text{UVDET}} \times 1.05$$

$$V_{\text{UVDET}} = 8.0 \text{ V}$$




$$V_{\text{SENSE}} = V_{\text{OVDET}} \times 1.05 \text{ to } V_{\text{OVDET}} \times 0.95$$

$$V_{\text{OVDET}} = 18.0 \text{ V}$$




$$V_{SENSE} = V_{UVDET} \times 0.95 \text{ to } V_{UVDET} \times 1.05$$

$$V_{UVDET} = 19.8V$$




$$V_{SENSE} = V_{OVDET} \times 1.05 \text{ to } V_{OVDET} \times 0.95$$

$$V_{OVDET} = 22.2V$$




14) UV Detection Delay Time vs Temperature

$$V_{SENSE} = V_{UVDET} \times 1.05 \text{ to } V_{UVDET} \times 0.95$$



OV Detection Delay Time vs Temperature


$$V_{SENSE} = V_{OVDET} \times 0.95 \text{ to } V_{OVDET} \times 1.05$$



15) UV Detection Delay Time vs VDD Pin Voltage

$$V_{SENSE} = V_{UVDET} \times 1.05 \text{ to } V_{UVDET} \times 0.95$$


$$V_{UVDET} = 3.3V$$



OV Detection Delay Time vs VDD Pin Voltage


$$V_{SENSE} = V_{OVDET} \times 0.95 \text{ to } V_{OVDET} \times 1.05$$

$$V_{OVDET} = 4.5V$$




$$V_{SENSE} = V_{UVDET} \times 1.05 \text{ to } V_{UVDET} \times 0.95$$

$$V_{UVDET} = 8.0 \text{ V}$$




$$V_{SENSE} = V_{OVDET} \times 0.95 \text{ to } V_{OVDET} \times 1.05$$

$$V_{OVDET} = 18.0 \text{ V}$$




$$V_{SENSE} = V_{UVDET} \times 1.05 \text{ to } V_{UVDET} \times 0.95$$

$$V_{UVDET} = 19.8 \text{ V}$$



$$V_{SENSE} = V_{OVDET} \times 0.95 \text{ to } V_{OVDET} \times 1.05$$

$$V_{OVDET} = 22.2 \text{ V}$$





16) SENSE Pin Pulse Width vs Over Drive Voltage

$$V_{\text{SENSE}} = (V_{\text{UVDET}} + V_{\text{OVDET}}) / 2 \Leftrightarrow V_{\text{UVDET}} - \text{Over Drive Voltage}$$


$$V_{\text{SENSE}} = (V_{\text{UVDET}} + V_{\text{OVDET}}) / 2 \Leftrightarrow V_{\text{OVDET}} + \text{Over Drive Voltage}$$

$$V_{\text{UVDET}} = 8.0 \text{ V}, V_{\text{OVDET}} = 18.0 \text{ V}$$




■ PACKAGE DIMENSIONS

UNIT: mm



■ EXAMPLE OF SOLDER PADS DIMENSIONS



Nisshinbo Micro Devices Inc.


SOT-23-5-DC

PI-SOT-23-5-DC-01-E-A


■ PACKING SPEC

UNIT: mm


(1) Taping dimensions / Insert direction



(2) Taping state




(3) Reel dimensions




(4) Peeling strength

Peeling strength of cover tape


- Peeling angle: 165 to 180° degrees to the taped surface.
- Peeling speed: 300mm/min
- Peeling strength: 0.1 to 1.0N



(5) Packing state



■ HEAT-RESISTANCE PROFILES



REVISION HISTORY

Date	Revision	Contents of Changes
September 08, 2023	1.0	Initial release
February 05, 2024	1.1	Updated "SOT-23-5-DC Package Information" to the latest version. (PI-SOT-23-5-DC-E-E → PI-SOT-23-5-DC-E-F)
May 24, 2024	1.2	THERMAL CHARACTERISTICS : Format was changed. (The specification is no change.) Package Information's control number : PI-SOT-23-5-DC-E-F → PI-SOT-23-5-DC-01-E-A (The specification is no change.)

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without the prior written consent of us.
3. This product and any technical information relating thereto are subject to complementary export controls (so-called KNOW controls) under the Foreign Exchange and Foreign Trade Law, and related politics ministerial ordinance of the law. (Note that the complementary export controls are inapplicable to any application-specific products, except rockets and pilotless aircraft, that are insusceptible to design or program changes.) Accordingly, when exporting or carrying abroad this product, follow the Foreign Exchange and Foreign Trade Control Law and its related regulations with respect to the complementary export controls.
4. The technical information described in this document shows typical characteristics and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death should first contact us.
 - Aerospace Equipment
 - Equipment Used in the Deep Sea
 - Power Generator Control Equipment (nuclear, steam, hydraulic, etc.)
 - Life Maintenance Medical Equipment
 - Fire Alarms / Intruder Detectors
 - Vehicle Control Equipment (automotive, airplane, railroad, ship, etc.)
 - Various Safety Devices
 - Traffic control system
 - Combustion equipment

In case your company desires to use this product for any applications other than general electronic equipment mentioned above, make sure to contact our company in advance. Note that the important requirements mentioned in this section are not applicable to cases where operation requirements such as application conditions are confirmed by our company in writing after consultation with your company.

6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. The products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this datasheet. Failure to employ the products in the proper applications can lead to deterioration, destruction or failure of the products. We shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of the products.
8. **Quality Warranty**
 - 8-1. **Quality Warranty Period**

In the case of a product purchased through an authorized distributor or directly from us, the warranty period for this product shall be one (1) year after delivery to your company. For defective products that occurred during this period, we will take the quality warranty measures described in section 8-2. However, if there is an agreement on the warranty period in the basic transaction agreement, quality assurance agreement, delivery specifications, etc., it shall be followed.
 - 8-2. **Quality Warranty Remedies**

When it has been proved defective due to manufacturing factors as a result of defect analysis by us, we will either deliver a substitute for the defective product or refund the purchase price of the defective product.

Note that such delivery or refund is sole and exclusive remedies to your company for the defective product.
 - 8-3. **Remedies after Quality Warranty Period**

With respect to any defect of this product found after the quality warranty period, the defect will be analyzed by us. On the basis of the defect analysis results, the scope and amounts of damage shall be determined by mutual agreement of both parties. Then we will deal with upper limit in Section 8-2. This provision is not intended to limit any legal rights of your company.
9. Anti-radiation design is not implemented in the products described in this document.
10. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
11. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
12. Warning for handling Gallium and Arsenic (GaAs) products (Applying to GaAs MMIC, Photo Reflector). These products use Gallium (Ga) and Arsenic (As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed of, please follow the related regulation and do not mix this with general industrial waste or household waste.
13. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.



Nisshinbo Micro Devices Inc.

Official website

<https://www.nisshinbo-microdevices.co.jp/en/>

Purchase information

<https://www.nisshinbo-microdevices.co.jp/en/buy/>