

S-5844A Series

www.ablic.com

TEMPERATURE SWITCH IC (THERMOSTAT IC)

© ABLIC Inc., 2011-2019 Rev.2.7_00

The S-5844A Series is a temperature switch IC (thermostat IC) which detects the temperature with a temperature accuracy of $\pm 2.5^{\circ}$ C. The output inverts when temperature reaches the detection temperature. The S-5844A Series restores the output voltage when the temperature drops to the level of release temperature.

The S-5844A Series operates at the lower power supply voltage of 1.65 V and its current consumption is 0.18 μ A typ. due to CMOS configuration.

A temperature sensor with the negative temperature coefficient, a reference voltage generation circuit and a comparator are integrated on one chip, and enclosed into the packages SOT-23-5 and SNT-4A, and the super-small package HSNT-4 (1010).

■ Features

Detection temperature: T_{DET} = +50°C to +100°C, +5°C step, detection accuracy: ±2.5°C

• Low voltage operation: $V_{DD} = 1.65 \text{ V min.}$

Low current consumption: I_{DD} = 0.18 μA typ. (Ta = +25°C)
 Hysteresis temperature: selectable in 5°C, 10°C, 15°C or 20°C

Selectable output logic in active "H" or active "L"

Selectable output form in CMOS or Nch open-drain

• Operation temperature range: Ta = -40°C to +125°C

• Lead-free (Sn 100%), halogen-free

■ Applications

- Fan control
- · Air conditioning system
- Mobile phone
- Game console
- · Various electronic devices

■ Packages

- SOT-23-5
- SNT-4A
- HSNT-4 (1010)

■ Block Diagrams

1. CMOS output product




Figure 1

2. Nch open-drain output product





Figure 2

2 ABLIC Inc.

■ Product Name Structure

Users are able to select the detection temperature, output form and logic, hysteresis temperature, and package for the S-5844A Series.

1. Product name



- *1. Refer to the tape drawing.
- ***2.** The hysteresis temperature is selectable in 5°C, 10°C, 15°C, or 20°C. However, if the detection temperature is +50°C, select the hysteresis temperature in 5°C or 10°C.
- ***3.** For the DET pin output, selectable the output logic active "H" or active "L". For the DET pin output, selectable the output form CMOS or Nch open-drain.
- *4. Detection temperature (T_{DET}) is settable in +50°C to +100°C, in +5°C step.

2. Packages

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD	-
SNT-4A	PF004-A-P-SD	PF004-A-C-SD	PF004-A-R-SD	PF004-A-L-SD
HSNT-4 (1010)	PL004-A-P-SD	PL004-A-C-SD	PL004-A-R-SD	PL004-A-L-SD

3. Product name list

3.1 SOT-23-5

Table 2 (1 / 2)

Product Name	Detection Temperature (T _{DET})	DET Pin Output Form	DET Pin Output Logic	Hysteresis Temperature (T _{HYS})
S-5844A50CB-M5T1U3	+50°C	Nch open-drain	Active "H"	10°C
S-5844A50DB-M5T1U3	+50°C	Nch open-drain	Active "L"	10°C
S-5844A55CB-M5T1U3	+55°C	Nch open-drain	Active "H"	10°C
S-5844A55CC-M5T1U3	+55°C	Nch open-drain	Active "H"	15°C
S-5844A55CD-M5T1U3	+55°C	Nch open-drain	Active "H"	20°C
S-5844A55DB-M5T1U3	+55°C	Nch open-drain	Active "L"	10°C
S-5844A60AB-M5T1U3	+60°C	CMOS	Active "H"	10°C
S-5844A60CB-M5T1U3	+60°C	Nch open-drain	Active "H"	10°C
S-5844A60CC-M5T1U3	+60°C	Nch open-drain	Active "H"	15°C
S-5844A60CD-M5T1U3	+60°C	Nch open-drain	Active "H"	20°C
S-5844A60DA-M5T1U3	+60°C	Nch open-drain	Active "L"	5°C
S-5844A60DB-M5T1U3	+60°C	Nch open-drain	Active "L"	10°C
S-5844A65AA-M5T1U3	+65°C	CMOS	Active "H"	5°C
S-5844A65CB-M5T1U3	+65°C	Nch open-drain	Active "H"	10°C
S-5844A65CC-M5T1U3	+65°C	Nch open-drain	Active "H"	15°C
S-5844A65CD-M5T1U3	+65°C	Nch open-drain	Active "H"	20°C
S-5844A65DA-M5T1U3	+65°C	Nch open-drain	Active "L"	5°C
S-5844A65DB-M5T1U3	+65°C	Nch open-drain	Active "L"	10°C
S-5844A70AB-M5T1U3	+70°C	CMOS	Active "H"	10°C
S-5844A70AD-M5T1U3	+70°C	CMOS	Active "H"	20°C
S-5844A70BD-M5T1U3	+70°C	CMOS	Active "L"	20°C
S-5844A70CB-M5T1U3	+70°C	Nch open-drain	Active "H"	10°C
S-5844A70CC-M5T1U3	+70°C	Nch open-drain	Active "H"	15°C
S-5844A70CD-M5T1U3	+70°C	Nch open-drain	Active "H"	20°C
S-5844A70DB-M5T1U3	+70°C	Nch open-drain	Active "L"	10°C
S-5844A75AB-M5T1U3	+75°C	CMOS	Active "H"	10°C
S-5844A75AD-M5T1U3	+75°C	CMOS	Active "H"	20°C
S-5844A75CB-M5T1U3	+75°C	Nch open-drain	Active "H"	10°C
S-5844A75CC-M5T1U3	+75°C	Nch open-drain	Active "H"	15°C
S-5844A75CD-M5T1U3	+75°C	Nch open-drain	Active "H"	20°C
S-5844A75DB-M5T1U3	+75°C	Nch open-drain	Active "L"	10°C
S-5844A80AB-M5T1U3	+80°C	CMOS	Active "H"	10°C
S-5844A80CB-M5T1U3	+80°C	Nch open-drain	Active "H"	10°C
S-5844A80CC-M5T1U3	+80°C	Nch open-drain	Active "H"	15°C
S-5844A80CD-M5T1U3	+80°C	Nch open-drain	Active "H"	20°C
S-5844A80DB-M5T1U3	+80°C	Nch open-drain	Active "L"	10°C
S-5844A85AB-M5T1U3	+85°C	CMOS	Active "H"	10°C
S-5844A85CB-M5T1U3	+85°C	Nch open-drain	Active "H"	10°C
S-5844A85CC-M5T1U3	+85°C	Nch open-drain	Active "H"	15°C
S-5844A85CD-M5T1U3	+85°C	Nch open-drain	Active "H"	20°C
S-5844A85DB-M5T1U3	+85°C	Nch open-drain	Active "L"	10°C

Table 2 (2 / 2)

Product Name	Detection Temperature (T _{DET})	DET Pin Output Form	DET Pin Output Logic	Hysteresis Temperature (T _{HYS})
S-5844A90AA-M5T1U3	+90°C	CMOS	Active "H"	5°C
S-5844A90CB-M5T1U3	+90°C	Nch open-drain	Active "H"	10°C
S-5844A90CC-M5T1U3	+90°C	Nch open-drain	Active "H"	15°C
S-5844A90CD-M5T1U3	+90°C	Nch open-drain	Active "H"	20°C
S-5844A90DB-M5T1U3	+90°C	Nch open-drain	Active "L"	10°C
S-5844A95CB-M5T1U3	+95°C	Nch open-drain	Active "H"	10°C
S-5844A95CC-M5T1U3	+95°C	Nch open-drain	Active "H"	15°C
S-5844A95CD-M5T1U3	+95°C	Nch open-drain	Active "H"	20°C
S-5844A95DA-M5T1U3	+95°C	Nch open-drain	Active "L"	5°C
S-5844A95DB-M5T1U3	+95°C	Nch open-drain	Active "L"	10°C

3. 2 SNT-4A

Table 3 (1 / 2)

Product Name	Detection Temperature (T _{DET})	DET Pin Output Form	DET Pin Output Logic	Hysteresis Temperature (T _{HYS})
S-5844A50CB-I4T1U3	+50°C	Nch open-drain	Active "H"	10°C
S-5844A50DB-I4T1U3	+50°C	Nch open-drain	Active "L"	10°C
S-5844A55CB-I4T1U3	+55°C	Nch open-drain	Active "H"	10°C
S-5844A55CC-I4T1U3	+55°C	Nch open-drain	Active "H"	15°C
S-5844A55CD-I4T1U3	+55°C	Nch open-drain	Active "H"	20°C
S-5844A55DB-I4T1U3	+55°C	Nch open-drain	Active "L"	10°C
S-5844A60AB-I4T1U3	+60°C	CMOS	Active "H"	10°C
S-5844A60CB-I4T1U3	+60°C	Nch open-drain	Active "H"	10°C
S-5844A60CC-I4T1U3	+60°C	Nch open-drain	Active "H"	15°C
S-5844A60CD-I4T1U3	+60°C	Nch open-drain	Active "H"	20°C
S-5844A60DA-I4T1U3	+60°C	Nch open-drain	Active "L"	5°C
S-5844A60DB-I4T1U3	+60°C	Nch open-drain	Active "L"	10°C
S-5844A65AA-I4T1U3	+65°C	CMOS	Active "H"	5°C
S-5844A65CB-I4T1U3	+65°C	Nch open-drain	Active "H"	10°C
S-5844A65CC-I4T1U3	+65°C	Nch open-drain	Active "H"	15°C
S-5844A65CD-I4T1U3	+65°C	Nch open-drain	Active "H"	20°C
S-5844A65DA-I4T1U3	+65°C	Nch open-drain	Active "L"	5°C
S-5844A65DB-I4T1U3	+65°C	Nch open-drain	Active "L"	10°C
S-5844A70AB-I4T1U3	+70°C	CMOS	Active "H"	10°C
S-5844A70AD-I4T1U3	+70°C	CMOS	Active "H"	20°C
S-5844A70BD-I4T1U3	+70°C	CMOS	Active "L"	20°C
S-5844A70CB-I4T1U3	+70°C	Nch open-drain	Active "H"	10°C
S-5844A70CC-I4T1U3	+70°C	Nch open-drain	Active "H"	15°C
S-5844A70CD-I4T1U3	+70°C	Nch open-drain	Active "H"	20°C
S-5844A70DB-I4T1U3	+70°C	Nch open-drain	Active "L"	10°C
S-5844A75AB-I4T1U3	+75°C	CMOS	Active "H"	10°C
S-5844A75AD-I4T1U3	+75°C	CMOS	Active "H"	20°C
S-5844A75CB-I4T1U3	+75°C	Nch open-drain	Active "H"	10°C
S-5844A75CC-I4T1U3	+75°C	Nch open-drain	Active "H"	15°C
S-5844A75CD-I4T1U3	+75°C	Nch open-drain	Active "H"	20°C
S-5844A75DB-I4T1U3	+75°C	Nch open-drain	Active "L"	10°C
S-5844A80AB-I4T1U3	+80°C	CMOS	Active "H"	10°C
S-5844A80CB-I4T1U3	+80°C	Nch open-drain	Active "H"	10°C
S-5844A80CC-I4T1U3	+80°C	Nch open-drain	Active "H"	15°C
S-5844A80CD-I4T1U3	+80°C	Nch open-drain	Active "H"	20°C
S-5844A80DB-I4T1U3	+80°C	Nch open-drain	Active "L"	10°C
S-5844A85AB-I4T1U3	+85°C	CMOS	Active "H"	10°C
S-5844A85CB-I4T1U3	+85°C	Nch open-drain	Active "H"	10°C
S-5844A85CC-I4T1U3	+85°C	Nch open-drain	Active "H"	15°C
S-5844A85CD-I4T1U3	+85°C	Nch open-drain	Active "H"	20°C
S-5844A85DB-I4T1U3	+85°C	Nch open-drain	Active "L"	10°C

Table 3 (2 / 2)

Product Name	Detection Temperature (T _{DET})	DET Pin Output Form	DET Pin Output Logic	Hysteresis Temperature (T _{HYS})
S-5844A90AA-I4T1U3	+90°C	CMOS	Active "H"	5°C
S-5844A90CB-I4T1U3	+90°C	Nch open-drain	Active "H"	10°C
S-5844A90CC-I4T1U3	+90°C	Nch open-drain	Active "H"	15°C
S-5844A90CD-I4T1U3	+90°C	Nch open-drain	Active "H"	20°C
S-5844A90DB-I4T1U3	+90°C	Nch open-drain	Active "L"	10°C
S-5844A95CB-I4T1U3	+95°C	Nch open-drain	Active "H"	10°C
S-5844A95CC-I4T1U3	+95°C	Nch open-drain	Active "H"	15°C
S-5844A95CD-I4T1U3	+95°C	Nch open-drain	Active "H"	20°C
S-5844A95DA-I4T1U3	+95°C	Nch open-drain	Active "L"	5°C
S-5844A95DB-I4T1U3	+95°C	Nch open-drain	Active "L"	10°C

3. 3 HSNT-4 (1010)

Table 4 (1 / 2)

	Detection			Hysteresis
Product Name	Temperature	DET Pin Output Form	DET Pin Output Logic	Temperature
	(T _{DET})			(Tнүs)
S-5844A50CB-A4T2U3	+50°C	Nch open-drain	Active "H"	10°C
S-5844A50DB-A4T2U3	+50°C	Nch open-drain	Active "L"	10°C
S-5844A55CB-A4T2U3	+55°C	Nch open-drain	Active "H"	10°C
S-5844A55CC-A4T2U3	+55°C	Nch open-drain	Active "H"	15°C
S-5844A55CD-A4T2U3	+55°C	Nch open-drain	Active "H"	20°C
S-5844A55DB-A4T2U3	+55°C	Nch open-drain	Active "L"	10°C
S-5844A60AB-A4T2U3	+60°C	CMOS	Active "H"	10°C
S-5844A60CB-A4T2U3	+60°C	Nch open-drain	Active "H"	10°C
S-5844A60CC-A4T2U3	+60°C	Nch open-drain	Active "H"	15°C
S-5844A60CD-A4T2U3	+60°C	Nch open-drain	Active "H"	20°C
S-5844A60DA-A4T2U3	+60°C	Nch open-drain	Active "L"	5°C
S-5844A60DB-A4T2U3	+60°C	Nch open-drain	Active "L"	10°C
S-5844A65AA-A4T2U3	+65°C	CMOS	Active "H"	5°C
S-5844A65CB-A4T2U3	+65°C	Nch open-drain	Active "H"	10°C
S-5844A65CC-A4T2U3	+65°C	Nch open-drain	Active "H"	15°C
S-5844A65CD-A4T2U3	+65°C	Nch open-drain	Active "H"	20°C
S-5844A65DA-A4T2U3	+65°C	Nch open-drain	Active "L"	5°C
S-5844A65DB-A4T2U3	+65°C	Nch open-drain	Active "L"	10°C
S-5844A70AB-A4T2U3	+70°C	CMOS	Active "H"	10°C
S-5844A70AD-A4T2U3	+70°C	CMOS	Active "H"	20°C
S-5844A70BD-A4T2U3	+70°C	CMOS	Active "L"	20°C
S-5844A70CB-A4T2U3	+70°C	Nch open-drain	Active "H"	10°C
S-5844A70CC-A4T2U3	+70°C	Nch open-drain	Active "H"	15°C
S-5844A70CD-A4T2U3	+70°C	Nch open-drain	Active "H"	20°C
S-5844A70DB-A4T2U3	+70°C	Nch open-drain	Active "L"	10°C
S-5844A75AB-A4T2U3	+75°C	CMOS	Active "H"	10°C
S-5844A75AD-A4T2U3	+75°C	CMOS	Active "H"	20°C
S-5844A75CB-A4T2U3	+75°C	Nch open-drain	Active "H"	10°C
S-5844A75CC-A4T2U3	+75°C	Nch open-drain	Active "H"	15°C
S-5844A75CD-A4T2U3	+75°C	Nch open-drain	Active "H"	20°C
S-5844A75DB-A4T2U3	+75°C	Nch open-drain	Active "L"	10°C
S-5844A80AB-A4T2U3	+80°C	CMOS	Active "H"	10°C
S-5844A80CB-A4T2U3	+80°C	Nch open-drain	Active "H"	10°C
S-5844A80CC-A4T2U3	+80°C	Nch open-drain	Active "H"	15°C
S-5844A80CD-A4T2U3	+80°C	Nch open-drain	Active "H"	20°C
S-5844A80DB-A4T2U3	+80°C	Nch open-drain	Active "L"	10°C
S-5844A85AB-A4T2U3	+85°C	CMOS	Active "H"	10°C
S-5844A85CB-A4T2U3	+85°C	Nch open-drain	Active "H"	10°C
S-5844A85CC-A4T2U3	+85°C	Nch open-drain	Active "H"	15°C
S-5844A85CD-A4T2U3	+85°C	Nch open-drain	Active "H"	20°C
S-5844A85DB-A4T2U3	+85°C	Nch open-drain	Active "L"	10°C

Table 4 (2 / 2)

Product Name	Detection Temperature (T _{DET})	DET Pin Output Form	DET Pin Output Logic	Hysteresis Temperature (T _{HYS})
S-5844A90AA-A4T2U3	+90°C	CMOS	Active "H"	5°C
S-5844A90CB-A4T2U3	+90°C	Nch open-drain	Active "H"	10°C
S-5844A90CC-A4T2U3	+90°C	Nch open-drain	Active "H"	15°C
S-5844A90CD-A4T2U3	+90°C	Nch open-drain	Active "H"	20°C
S-5844A90DB-A4T2U3	+90°C	Nch open-drain	Active "L"	10°C
S-5844A95CB-A4T2U3	+95°C	Nch open-drain	Active "H"	10°C
S-5844A95CC-A4T2U3	+95°C	Nch open-drain	Active "H"	15°C
S-5844A95CD-A4T2U3	+95°C	Nch open-drain	Active "H"	20°C
S-5844A95DA-A4T2U3	+95°C	Nch open-drain	Active "L"	5°C
S-5844A95DB-A4T2U3	+95°C	Nch open-drain	Active "L"	10°C

■ Pin Configurations

1. SOT-23-5

Top view



Figure 3

Table 5

Pin No.	Symbol	Description
1	TEST*1	Test pin
2	VSS	GND pin
3	DET	Output pin
4	NC*2	No connection
5	VDD	Power supply pin

- *1. Connect the TEST pin to the VSS pin, or leave it open.
- ***2.** The NC pin is electrically open.

 The NC pin can be connected to the VDD pin or the VSS pin.

2. SNT-4A

Top view



Figure 4

Table 6

Pin No.	Symbol	Description
1	DET	Output pin
2	VSS	GND pin
3	TEST*1	Test pin
4	VDD	Power supply pin

^{*1.} Connect the TEST pin to the VSS pin, or leave it open.

3. HSNT-4 (1010)

Top view

Bottom view



Table 7

Pin No.	Symbol	Description
1	DET	Output pin
2	VSS	GND pin
3	TEST*1	Test pin
4	VDD	Power supply pin

^{*1.} Connect the TEST pin to the VSS pin, or leave it open.

*1. Connect the heat sink of backside at shadowed area to the board, and set electric potential open or GND. However, do not use it as the function of electrode.

Figure 5

10 ABLIC Inc.

■ Absolute Maximum Ratings

Table 8

(Ta = +25°C unless otherwise specified)

Item		Symbol	Absolute Maximum Rating	Unit
Power supply voltage	ge (Vss = 0 V)	V_{DD}	Vss + 6.0	V
Pin voltage		V _{TEST}	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	٧
Outnot valtaria	CMOS output product	/	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	>
Output voltage	Nch open-drain output product	V _{DET}	$V_{SS} - 0.3$ to $V_{SS} + 6.0$	>
()utnut nin current	Pch driving current	I _{DETH}	10	mA
	Nch driving current	I _{DETL}	10	mA
SOT-23-5			600 ^{*1}	mW
Power dissipation	SNT-4A	P _D	300 ^{*1}	mW
	HSNT-4 (1010)		340 ^{*1}	mW
Operation ambient t	Operation ambient temperature		-40 to +125	°C
Storage temperature	e	T _{stg}	−55 to +150	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size: 114.3 mm \times 76.2 mm \times t1.6 mm (2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ DC Electrical Characteristics

1. CMOS output product

Table 9

 $(V_{DD} = 3.0 \text{ V}, \text{ Ta} = +25^{\circ}\text{C} \text{ unless otherwise specified})$

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}	_	1.65	_	5.5	V	1
Detection temperature*1	+T _D	-	T _{DET} – 2.5	T _{DET}	T _{DET} + 2.5	ç	1
Hysteresis temperature*2	T _{HYS}	-	_	5, 10, 15, 20	_	ç	1
Output valtage	V _{DETH}	I _{DETH} = 0.5 mA	$V_{DD}-0.5$	_	_	٧	2
Output voltage	V _{DETL}	$I_{DETL} = 0.5 \text{ mA}$	_	_	0.5	٧	3
Current consumption during operation	I _{DD}	-	_	0.18	0.5	μΑ	1

^{*1.} TDET: Set value of detection temperature

2. Nch open-drain output product

Table 10

 $(V_{DD} = 3.0 \text{ V}, \text{ Ta} = +25^{\circ}\text{C} \text{ unless otherwise specified})$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}	_	1.65	_	5.5	V	1
Detection temperature*1	+T _D	-	T _{DET} – 2.5	T _{DET}	T _{DET} + 2.5	°C	1
Hysteresis temperature*2	T _{HYS}	_	_	5, 10, 15, 20	-	°C	1
Output voltage	V _{DETL}	I _{DETL} = 0.5 mA	_	_	0.5	V	3
Leakage current	I _{LEAK}	V _{DET} = 5.5 V	_	_	0.1	μΑ	4
Current consumption during operation	I _{DD}	_	_	0.18	0.5	μΑ	1

^{*1.} T_{DET}: Set value of detection temperature


[Fahrenheit ⇔ Celsius conversion equation]

$$^{\circ}$$
C = ($^{\circ}$ F - 32) × 5 / 9
 $^{\circ}$ F = 32 + $^{\circ}$ C × 9 / 5

^{*2.} The hysteresis temperature is selectable in 5°C, 10°C, 15°C, or 20°C. However, if the detection temperature is +50°C, select the hysteresis temperature in 5°C or 10°C.

^{*2.} The hysteresis temperature is selectable in 5°C, 10°C, 15°C, or 20°C. However, if the detection temperature is +50°C, select the hysteresis temperature in 5°C or 10°C.

■ Test Circuits



*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 6 Test Circuit 1




Figure 7 Test Circuit 2




Figure 8 Test Circuit 3




Figure 9 Test Circuit 4

■ Operation

The S-5844A Series is a temperature switch IC (thermostat IC) which detects temperature and sends a signal to an external device.

The users can select various combinations of the parameters such as the detection temperature, the output form and logic, and hysteresis temperature.

Following is about the operation when the DET pin output logic is active "H".

After applying the power supply, the S-5844A Series starts to detect the temperature. If the temperature is lower than the detection temperature $(+T_D)$, the DET pin output keeps "L". After that, the temperature rises and exceeds the detection temperature, and the DET pin goes in "H".

After the detection, the temperature drops and reaches the release temperature $(+T_D - T_{HYS})$, the DET pin output returns to "L".

Figure 10 is the timing chart.





Figure 10 Operation when the DET Pin Output Logic is Active "H"

■ Standard Circuit



*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 11


Caution The above connection diagram will not guarantee successful operation. Perform thorough evaluation using actual application to set the constants.

■ Precautions


- If power impedance is high, the S-5844A Series may malfunction due to voltage drop caused by feed-through current. Set wire patterns carefully for lower power impedance.
- It is recommended to set a capacitor (C_{IN}) of 0.1 μF or more between the VDD pin and VSS pin for stabilization.
- The S-5844A Series may malfunction if the power supply voltage changes suddenly.
- The S-5844A Series is more easily affected by disturbance or noise if the TEST pin is left open.
- It is recommended to set a capacitor (C_L) of about 0.1 μF for the DET pin to prevent malfunction caused by the noise when the power supply is applied.
- The S-5844A Series may malfunction if the power supply voltage is lower than the minimum operation voltage.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products, including this IC, of patents owned by a third party.

■ Characteristics (Typical Data)


1. Current consumption vs. Power supply voltage characteristics



2. DET pin current "H" vs. Power supply voltage characteristics (CMOS output product only)




3. DET pin current "L" vs. Power supply voltage characteristics



■ Marking Specifications

1. SOT-23-5




(1) to (3): Product code (refer to **Product name vs. Product code)**(4): Lot number

Product name vs. Product code

Due duet Neve	Pr	Product Code		
Product Name	(1)	(2)	(3)	
S-5844A50CB-M5T1U3	2	М	J	
S-5844A50DB-M5T1U3	2	М	4	
S-5844A55CB-M5T1U3	2	М	F	
S-5844A55CC-M5T1U3	2	0	F	
S-5844A55CD-M5T1U3	2	Q	F	
S-5844A55DB-M5T1U3	2	М	Χ	
S-5844A60AB-M5T1U3	2	L	F	
S-5844A60CB-M5T1U3	2	М	G	
S-5844A60CC-M5T1U3	2	0	G	
S-5844A60CD-M5T1U3	2	Q	G	
S-5844A60DA-M5T1U3	2	K	V	
S-5844A60DB-M5T1U3	2	М	Υ	
S-5844A65AA-M5T1U3	2	J	D	
S-5844A65CB-M5T1U3	2	М	Н	
S-5844A65CC-M5T1U3	2	0	Н	
S-5844A65CD-M5T1U3	2	Q	Н	
S-5844A65DA-M5T1U3	2	K	U	
S-5844A65DB-M5T1U3	2	М	Z	
S-5844A70AB-M5T1U3	2	L	D	
S-5844A70AD-M5T1U3	2	Р	Α	
S-5844A70BD-M5T1U3	2	Р	R	
S-5844A70CB-M5T1U3	2	М	- 1	
S-5844A70CC-M5T1U3	2	0	- 1	
S-5844A70CD-M5T1U3	2	Q	- 1	
S-5844A70DB-M5T1U3	2	М	3	
S-5844A75AB-M5T1U3	2	L	С	

B 1 111	Pr	oduct Co	de
Product Name	(1)	(2)	(3)
S-5844A75AD-M5T1U3	2	Р	В
S-5844A75CB-M5T1U3	2	М	Α
S-5844A75CC-M5T1U3	2	0	Α
S-5844A75CD-M5T1U3	2	Q	Α
S-5844A75DB-M5T1U3	2	М	R
S-5844A80AB-M5T1U3	2	L	В
S-5844A80CB-M5T1U3	2	М	В
S-5844A80CC-M5T1U3	2	0	В
S-5844A80CD-M5T1U3	2	Q	В
S-5844A80DB-M5T1U3	2	М	S
S-5844A85AB-M5T1U3	2	L	Α
S-5844A85CB-M5T1U3	2	М	С
S-5844A85CC-M5T1U3	2	0	С
S-5844A85CD-M5T1U3	2	Q	С
S-5844A85DB-M5T1U3	2	М	Т
S-5844A90AA-M5T1U3	2	J	Α
S-5844A90CB-M5T1U3	2	М	D
S-5844A90CC-M5T1U3	2	0	D
S-5844A90CD-M5T1U3	2	Q	D
S-5844A90DB-M5T1U3	2	М	כ
S-5844A95CB-M5T1U3	2	М	Е
S-5844A95CC-M5T1U3	2	0	E
S-5844A95CD-M5T1U3	2	Q	Е
S-5844A95DA-M5T1U3	2	K	Т
S-5844A95DB-M5T1U3	2	М	V

2. SNT-4A



(1) to (3): Product code (refer to **Product name vs. Product code**)

Product name vs. Product code

Draduat Nama	Product Code		
Product Name	(1)	(2)	(3)
S-5844A50CB-I4T1U3	2	М	J
S-5844A50DB-I4T1U3	2	М	4
S-5844A55CB-I4T1U3	2	М	F
S-5844A55CC-I4T1U3	2	0	F
S-5844A55CD-I4T1U3	2	Q	F
S-5844A55DB-I4T1U3	2	М	Χ
S-5844A60AB-I4T1U3	2	L	F
S-5844A60CB-I4T1U3	2	М	G
S-5844A60CC-I4T1U3	2	0	G
S-5844A60CD-I4T1U3	2	Q	G
S-5844A60DA-I4T1U3	2	K	V
S-5844A60DB-I4T1U3	2	М	Υ
S-5844A65AA-I4T1U3	2	J	D
S-5844A65CB-I4T1U3	2	М	Н
S-5844A65CC-I4T1U3	2	0	Н
S-5844A65CD-I4T1U3	2	Q	Н
S-5844A65DA-I4T1U3	2	K	U
S-5844A65DB-I4T1U3	2	М	Z
S-5844A70AB-I4T1U3	2	L	D
S-5844A70AD-I4T1U3	2	Р	Α
S-5844A70BD-I4T1U3	2	Р	R
S-5844A70CB-I4T1U3	2	М	I
S-5844A70CC-I4T1U3	2	0	I
S-5844A70CD-I4T1U3	2	Q	I
S-5844A70DB-I4T1U3	2	М	3
S-5844A75AB-I4T1U3	2	L	С

	Pro	Product Code			
Product Name	(1)	(2)	(3)		
S-5844A75AD-I4T1U3	2	P	В		
S-5844A75CB-I4T1U3	2	М	Α		
S-5844A75CC-I4T1U3	2	0	Α		
S-5844A75CD-I4T1U3	2	Q	Α		
S-5844A75DB-I4T1U3	2	М	R		
S-5844A80AB-I4T1U3	2	L	В		
S-5844A80CB-I4T1U3	2	М	В		
S-5844A80CC-I4T1U3	2	0	В		
S-5844A80CD-I4T1U3	2	Q	В		
S-5844A80DB-I4T1U3	2	М	S		
S-5844A85AB-I4T1U3	2	L	Α		
S-5844A85CB-I4T1U3	2	М	С		
S-5844A85CC-I4T1U3	2	0	С		
S-5844A85CD-I4T1U3	2	Q	С		
S-5844A85DB-I4T1U3	2	М	Т		
S-5844A90AA-I4T1U3	2	J	Α		
S-5844A90CB-I4T1U3	2	М	D		
S-5844A90CC-I4T1U3	2	0	D		
S-5844A90CD-I4T1U3	2	Q	D		
S-5844A90DB-I4T1U3	2	М	U		
S-5844A95CB-I4T1U3	2	М	Е		
S-5844A95CC-I4T1U3	2	0	Е		
S-5844A95CD-I4T1U3	2	Q	E		
S-5844A95DA-I4T1U3	2	K	Т		
S-5844A95DB-I4T1U3	2	М	V		

18 ABLIC Inc.


3. HSNT-4 (1010)


(1) to (3): (4), (5): Product code (refer to **Product name vs. Product code**) Lot number


Product name vs. Product code

Due du et Manse	Pro	Product Code		
Product Name	(1)	(2)	(3)	
S-5844A50CB-A4T2U3	2	М	J	
S-5844A50DB-A4T2U3	2	М	4	
S-5844A55CB-A4T2U3	2	М	F	
S-5844A55CC-A4T2U3	2	0	F	
S-5844A55CD-A4T2U3	2	Q	F	
S-5844A55DB-A4T2U3	2	М	Χ	
S-5844A60AB-A4T2U3	2	L	F	
S-5844A60CB-A4T2U3	2	М	G	
S-5844A60CC-A4T2U3	2	0	G	
S-5844A60CD-A4T2U3	2	Q	G	
S-5844A60DA-A4T2U3	2	K	V	
S-5844A60DB-A4T2U3	2	М	Υ	
S-5844A65AA-A4T2U3	2	J	D	
S-5844A65CB-A4T2U3	2	М	Н	
S-5844A65CC-A4T2U3	2	0	Н	
S-5844A65CD-A4T2U3	2	Q	Н	
S-5844A65DA-A4T2U3	2	K	U	
S-5844A65DB-A4T2U3	2	М	Z	
S-5844A70AB-A4T2U3	2	Ш	D	
S-5844A70AD-A4T2U3	2	Р	Α	
S-5844A70BD-A4T2U3	2	Р	R	
S-5844A70CB-A4T2U3	2	М	- 1	
S-5844A70CC-A4T2U3	2	0	- 1	
S-5844A70CD-A4T2U3	2	Q	- 1	
S-5844A70DB-A4T2U3	2	М	3	
S-5844A75AB-A4T2U3	2	L	С	

Due duet News	Product Code		
Product Name	(1)	(2)	(3)
S-5844A75AD-A4T2U3	2	Р	В
S-5844A75CB-A4T2U3	2	М	Α
S-5844A75CC-A4T2U3	2	0	Α
S-5844A75CD-A4T2U3	2	Q	Α
S-5844A75DB-A4T2U3	2	М	R
S-5844A80AB-A4T2U3	2	L	В
S-5844A80CB-A4T2U3	2	М	В
S-5844A80CC-A4T2U3	2	0	В
S-5844A80CD-A4T2U3	2	Q	В
S-5844A80DB-A4T2U3	2	М	S
S-5844A85AB-A4T2U3	2	L	Α
S-5844A85CB-A4T2U3	2	М	C
S-5844A85CC-A4T2U3	2	0	С
S-5844A85CD-A4T2U3	2	Q	C
S-5844A85DB-A4T2U3	2	М	Т
S-5844A90AA-A4T2U3	2	J	Α
S-5844A90CB-A4T2U3	2	М	D
S-5844A90CC-A4T2U3	2	0	D
S-5844A90CD-A4T2U3	2	Q	D
S-5844A90DB-A4T2U3	2	М	U
S-5844A95CB-A4T2U3	2	М	Е
S-5844A95CC-A4T2U3	2	0	Е
S-5844A95CD-A4T2U3	2	Q	Е
S-5844A95DA-A4T2U3	2	K	Т
S-5844A95DB-A4T2U3	2	М	V









No. MP005-A-P-SD-1.3


TITLE	SOT235-A-PKG Dimensions	
No.	MP005-A-P-SD-1.3	
ANGLE	\$ =	
UNIT	mm	
ABLIC Inc.		




TITLE	SOT235-A-Carrier Tape	
No.	MP005-A-C-SD-2.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		




TITLE	SOT235-A-Reel		
No.	MP005-A-R-SD-1.1		
ANGLE	QTY. 3,000		
UNIT	mm		
ABLIC Inc.			






No. PF004-A-P-SD-6.0


TITLE	SNT-4A-A-PKG Dimensions	
No.	PF004-A-P-SD-6.0	
ANGLE	\$ = 3	
UNIT	mm	
ABLIC Inc.		






No. PF004-A-C-SD-2.0

TITLE	SNT-4A-A-Carrier Tape	
No.	PF004-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		




TITLE	SNT-	4A-A-Re	el
No.	PF004-A-R-SD-1.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			




- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.10 mm ~ 1.20 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
 - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
 - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
 - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- ※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- ※2. Do not widen the land pattern to the center of the package (1.10 mm to 1.20 mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
 - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
 - 3. Match the mask aperture size and aperture position with the land pattern.
 - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.10 mm ~ 1.20 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
 - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
 - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
 - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PF004-A-L-SD-4.1

TITLE	SNT-4A-A -Land Recommendation	
No.	PF004-A-L-SD-4.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		







※ The heat sink of back side has different electric potential depending on the product. Confirm specifications of each product. Do not use it as the function of electrode.

No. PL004-A-P-SD-1.1


TITLE	HSNT-4-B-PKG Dimensions	
No.	PL004-A-P-SD-1.1	
ANGLE	\$	
UNIT	mm	
ABLIC Inc.		





No. PL004-A-C-SD-2.0


TITLE	HSNT-4-B-Carrier Tape	
No.	PL004-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		



No. PL004-A-R-SD-1.0

TITLE	HSNT-4-B-Reel		
No.	PL004-A-R-SD-1.0		
ANGLE		QTY.	10,000
UNIT	mm		
ABLIGI			
ABLIC Inc.			


Land Pattern



Caution It is recommended to solder the heat sink to a board in order to ensure the heat radiation.

放熱性を確保する為に、PKGの裏面放熱板(ヒートシンク)を基板に 注意 半田付けする事を推奨いたします。

Metal Mask Pattern



- Caution ① Mask aperture ratio of the lead mounting part is 100%.
 - 2 Mask aperture ratio of the heat sink mounting part is 40%.
 - 3 Mask thickness: t0.10mm to 0.12 mm

注意 ①リード実装部のマスク開口率は100%です。

- ②放熱板実装のマスク開口率は40%です。
- ③マスク厚み:t0.10mm~0.12 mm

No. PL004-A-L-SD-2.0

TITLE	HSNT-4-B -Land Recommendation	
No.	PL004-A-L-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc		

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

