

SN74LVC1G07 Single Buffer/Driver With Open-Drain Output

1 Features

- Available in the Ultra Small 0.64-mm² Package (DPW) With 0.5-mm Pitch
- Supports 5-V V_{CC} Operation
- Input and Open-Drain Output Accept Voltages up to 5.5 V
- Can Translate Up or Down
- Max t_{pd} of 4.2 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- AV Receiver
- Blu-ray Player and Home Theater
- DVD Recorder and Player
- Desktop or Notebook PC
- Digital Radio or Internet Radio Player
- Digital Video Camera (DVC)
- Embedded PC
- GPS: Personal Navigation Device
- Mobile Internet Device
- Network Projector Front End
- Portable Media Player
- Pro Audio Mixer
- Smoke Detector
- Solid State Drive (SSD): Enterprise
- High-Definition (HDTV)
- Tablet: Enterprise
- Audio Dock: Portable
- DLP Front Projection System
- DVR and DVS
- Digital Picture Frame (DPF)
- Digital Still Camera

3 Description

This single buffer/driver is designed for 1.65-V to 5.5-V V_{CC} operation.

The output of the SN74LVC1G07 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 32 mA.

The SN74LVC1G07 is available in a variety of packages, including the ultra-small DPW package with a body size of $0.8 \text{ mm} \times 0.8 \text{ mm}$.

| Device Information |
|---------------------------|
|---------------------------|

| DEVICE NAME | CE NAME PACKAGE ⁽¹⁾ BOD | | | |
|----------------|------------------------------------|-----------------|--|--|
| SN74LVC1G07DBV | SOT-23 (5) | 2.9mm × 1.6mm | | |
| SN74LVC1G07DCK | SC70 (5) | 2.0mm × 1.25mm | | |
| SN74LVC1G07DPW | X2SON (5) | 0.8mm × 0.8mm | | |
| SN74LVC1G07DRY | SON (6) | 1.45mm × 1.0mm | | |
| SN74LVC1G07DSF | SON (6) | 1.0mm × 1.0mm | | |
| SN74LVC1G07DRL | SOT (5) | 1.6mm x 1.2mm | | |
| SN74LVC1G07YZP | DSBGA (6) | 1.38mm x 0.88mm | | |
| SN74LVC1G07YZV | DSBGA (4) | 0.88mm x 0.88mm | | |

For all available packages, see the orderable addendum at the end of the datasheet.





Table of Contents

| 1 Features1 | |
|--|--|
| 2 Applications1 | |
| 3 Description1 | |
| 4 Revision History | |
| 5 Pin Configuration and Functions | |
| 6 Specifications | |
| 6.1 Absolute Maximum Ratings4 | |
| 6.2 ESD Ratings | |
| 6.3 Recommended Operating Conditions5 | |
| 6.4 Thermal Information5 | |
| 6.5 Electrical Characteristics6 | |
| 6.6 Switching Characteristics, –40°C to 85°C6 | |
| 6.7 Switching Characteristics, -40°C to 125°C6 | |
| 6.8 Operating Characteristics | |
| 6.9 Typical Characteristics7 | |
| 7 Parameter Measurement Information8 | |
| 7.1 (Open Drain)8 | |
| 8 Detailed Description | |

| 8.1 Overview | 9 |
|---|----|
| 8.2 Functional Block Diagram | 9 |
| 8.3 Feature Description. | |
| 8.4 Device Functional Modes | |
| 9 Application and Implementation | 10 |
| 9.1 Application Information | |
| 9.2 Typical Application | 10 |
| 10 Power Supply Recommendations | |
| 11 Layout | 11 |
| 11.1 Layout Guidelines | 11 |
| 11.2 Layout Example | |
| 12 Device and Documentation Support | |
| 12.1 Trademarks | |
| 12.2 Electrostatic Discharge Caution | |
| 12.3 Glossary | |
| 13 Mechanical, Packaging, and Orderable | |
| Information | 12 |
| | |


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Cł | nanges from Revision AD (May 2016) to Revision AE (September 2020) | Page |
|----|---|------|
| • | Updated the numbering format for tables, figures, and cross-references throughout the document | 1 |
| Cł | hanges from Revision AC (April 2014) to Revision AD (April 2016) Changed 4 pin to 5 pin on DPW package in <i>Device Information</i> table | |
| • | Changed 4 pin to 5 pin on DPW package in Device Information table | 1 |
| • | Added DRL, YZP, and YZV package information and body size dimensions to Device Information table | 1 |
| • | Moved "T _{stg} Storage temperature range" from ESD Ratings table to Absolute Maximum Ratings table | 4 |
| • | Added " T _i Junction temperature range" to Absolute Maximum ratings table | 4 |
| • | Split "T _A Operating free-air temperature" into package specific temperature ranges in <i>Recommended Operating Conditions</i> table | 5 |
| • | Changed "H" to "Z" in Output Y column of Function Table | |
| Cł | nanges from Revision AB (March 2014) to Revision AC (April 2014) | Page |
| • | Updated Handling Ratings table. | 4 |
| • | Added Thermal Information table. | 5 |
| • | Added Typical Characteristics. | 7 |
| • | Added Application and Implementation section. | 10 |
| • | Added Power Supply Recommendations section. | 11 |
| Cł | anges from Revision AA (July 2013) to Revision AB (February 2014) | Page |
| • | Updated Features | 1 |
| • | Added Applications | 1 |
| • | Added Device Information table | 1 |
| • | Added Pin Functions table. | 3 |
| • | Moved T _{stg} to Handling Ratings table | |
| Cł | anges from Revision Z (November 2012) to Revision AA (July 2013) | Page |
| • | Extended maximum temperature operating range from 85°C to 125°C | 5 |



5 Pin Configuration and Functions



N.C. – No internal connection See mechanical drawings for dimensions.

Pin Functions

| | PIN | | | | | |
|-----------------|------------------|----------|-----|--------|-----|---------------|
| NAME | DBV, DCK, DRL | DRY, DSF | DPW | YZP | YZV | DESCRIPTION |
| NC | 1 | 1, 5 | 1 | A1, B2 | - | Not connected |
| A | 2 | 2 | 2 | B1 | A1 | Input |
| GND | 3 | 3 | 3 | C1 | B1 | Ground |
| Y | 4 | 4 | 4 | C2 | B2 | Output |
| V _{CC} | 5 | 6 | 5 | A2 | A2 | Power pin |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | | | | UNIT |
|------------------|--|-------------------------------------|--|------|------|------|
| V _{CC} | Supply voltage range | | | | 6.5 | V |
| VI | / _I Input voltage range ⁽²⁾ | | | -0.5 | 6.5 | V |
| Vo | V _O Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ | | | | 6.5 | V |
| Vo | Voltage range applied to any output in the high or low state ^{(2) (3)} | | | -0.5 | 6.5 | V |
| I _{IK} | Input clamp current V _I < 0 | | | | -50 | mA |
| I _{OK} | Output clamp current | ut clamp current V _O < 0 | | | -50 | mA |
| lo | Continuous output current | | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | | ±100 | mA |
| T _{stg} | g Storage temperature range | | | -65 | 150 | °C |
| Tj | Junction temperature range | | | | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

| | | MIN | MAX | UNIT |
|----------------------|---|-----|------|------|
| V _(ESD) E | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $\ensuremath{pins^{(1)}}$ | 0 | 2000 | |
| | Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$ | 0 | 1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|---|------------------------|------------------------|------|--|
| V | Supply voltage | Operating | 1.65 | 5.5 | V | |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | v | |
| | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | | |
| ., | | V _{CC} = 2.3 V to 2.7 V | 1.7 | | V | |
| V _{IH} | High-level input voltage | V _{CC} = 3 V to 3.6 V | 2 | | V | |
| | | V _{CC} = 4.5 V to 5.5 V | 0.7 × V _{CC} | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | 0.35 × V _{CC} | | |
| VIL | Low-level input voltage | V _{CC} = 2.3 V to 2.7 V | | 0.7 | | |
| | | V _{CC} = 3 V to 3.6 V | | 0.8 | V | |
| | | V _{CC} = 4.5 V to 5.5 V | | $0.3 \times V_{CC}$ | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | 5.5 | V | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | Low-level output current | V _{CC} = 2.3 V | | 8 | | |
| I _{OL} | | <u> </u> | | 16 | mA | |
| | | V _{CC} = 3 V | | 24 | | |
| | | V _{CC} = 4.5 V | | 32 | | |
| | | V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V | | 20 | | |
| Δt/Δv | Input transition rise or fall rate | V _{CC} = 3.3 V ± 0.3 V | | 10 | ns/V | |
| ΔυΔν | | V _{CC} = 5 V ± 0.5 V | | 5 | | |
| Ŧ | | DSBGA package | -40 | 85 | °C | |
| T _A | Operating free-air temperature | All other packages | -40 | 125 | C | |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

| | | | SN74LVC1G07 | | | | | | | |
|-----------------------|--|--------|-------------|--------|--------|--------|--------|------|--|--|
| | THERMAL METRIC ⁽¹⁾ | DBV | DCK | DRL | DRY | YZP | DPW | UNIT | | |
| | | 5 PINS | 5 PINS | 5 PINS | 6 PINS | 5 PINS | 4 PINS | | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 229 | 278 | 243 | 439 | 130 | 340 | | | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 164 | 93 | 78 | 277 | 54 | 215 | | | |
| R _{θJB} | Junction-to-board thermal resistance | 62 | 65 | 78 | 271 | 51 | 294 | °c/w | | |
| ΨJT | Junction-to-top characterization parameter | 44 | 2 | 10 | 84 | 1 | 41 | 0/10 | | |
| Ψ _{JB} | Junction-to-board characterization parameter | 62 | 64 | 77 | 271 | 50 | 294 | | | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | - | - | - | - | _ | 250 | | | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

| PARAMETER | | TEST | V _{cc} | –40°C TO 85°C | -40°C TO 125°C RECOMMENDED | UNIT | |
|------------------|-------------------------|--|---------------------------------|-----------------|-------------------------------|---------|----|
| | | | | | TYP ⁽¹⁾ MAX | TYP MAX | |
| | | I _{OL} = 100 μA | | 1.65 V to 5.5 V | 0.1 | 0.1 | |
| | | I _{OL} = 4 mA | 1.65 V | 0.45 | 0.45 | | |
| V _{OL} | I _{OL} = 8 mA | 2.3 V | 0.3 | 0.3 | v | | |
| | I _{OL} = 16 mA | 3 V | 0.4 | 0.4 | v | | |
| | I _{OL} = 24 mA | 5.0 | 0.55 | 0.55 | | | |
| | | I _{OL} = 32 mA | 4.5 V | 0.55 | 0.55 | | |
| I _I | A input | V _I = 5.5 V or GND | | 0 to 5.5 V | ±5 | ±5 | μA |
| I _{off} | | V _I or V _O = 5.5 V | | 0 | ±10 | ±10 | μA |
| I _{CC} | | V _I = 5.5 V or GND, | I _O = 0 | 1.65 V to 5.5 V | 10 | 10 | μA |
| ΔI _{CC} | | One input at V _{CC} – 0.6 V, | Other inputs at V_{CC} or GND | 3 V to 5.5 V | 500 | 500 | μA |
| Ci | | V _I = V _{CC} or GND | | 3.3 V | 4 | 4 | pF |
| Co | | V _O = V _{CC} or GND | | 3.3 V | 5 | 5 | pF |

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

| | | TO (OUTPUT) | –40°C TO 85°C | | | | | | | | |
|-----------------|-----------------|----------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER | FROM (INPUT) | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A | Y | 2.4 | 8.3 | 1 | 5.5 | 1.5 | 4.2 | 1 | 3.5 | ns |

6.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

| | | | | -40°C TO 125°C RECOMMENDED | | | | | | | |
|-----------------|-----------------|----------------|-------------------------------------|-------------------------------|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A | Y | 2.4 | 8.6 | 1 | 6 | 1.5 | 4.7 | 1 | 4 | ns |


6.8 Operating Characteristics

T_A = 25°C

| PARAMETER | TEST CONDITIO | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | V _{CC} = 5 V | UNIT |
|---|-------------------|-------------------------|-------------------------|-------------------------|-----------------------|------|
| | TEST CONDITIO | ТҮР | TYP | TYP | TYP | UNIT |
| C _{pd} Power dissipation capac | itance f = 10 MHz | 3 | 3 | 4 | 6 | pF |




6.9 Typical Characteristics



7 Parameter Measurement Information

7.1 (Open Drain)



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{pd}.
- F. t_{PZL} is measured at V_M.
- G. t_{PLZ} is measured at $V_{OL} + V_{\Delta}$.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74LVC1G07 device contains one open-drain buffer with a maximum sink current of 32 mA. This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The DPW package technology is a major breakthrough in IC packaging. The DPW 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

8.2 Functional Block Diagram



8.3 Feature Description

- Wide operating voltage range.
 - Operates from 1.65 V to 5.5 V.
- Allows down voltage translation.
- Inputs and outputs accept voltages to 5.5 V.
- I_{off} feature allows voltages on the inputs and outputs, when V_{CC} is 0 V.

8.4 Device Functional Modes

| Function Table | | | | | | | | | | |
|----------------|-------------|--|--|--|--|--|--|--|--|--|
| INPUT A | OUTPUT Y | | | | | | | | | |
| L | L | | | | | | | | | |
| Н | Z | | | | | | | | | |



9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G07 is a high drive CMOS device that can be used to implement a high output drive buffer, such as an LED application. It can sink 32 mA of current at 4.5 V making it ideal for high drive and wired-OR/AND functions. It is good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate up/down to V_{CC} .

9.2 Typical Application



9.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it may drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
 - Specified high and low levels. See (VIH and VIL) in the Recommended Operating Conditions table.
 - Inputs are over-voltage tolerant allowing them to go as high as (V_I max) in the *Recommended Operating Conditions* table at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed (I_O max) per output and should not exceed (Continuous current through V_{CC} or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.
 - Outputs should not be pulled above 5.5 V.



9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.


Each Vcc pin should have a good bypass capacitor to prevent power disturbance. A $0.1-\mu F$ capacitor is recommended for devices with a single supply. If there are multiple Vcc pins then a $0.01-\mu F$ or $0.022-\mu F$ capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. $0.1-\mu F$ and $1-\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to Gnd or Vcc, whichever is more convenient.

11.2 Layout Example





12 Device and Documentation Support

12.1 Trademarks

All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.3 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|---|---------|
| SN74LVC1G07DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (C075, C07F, C07J, C07K, C07R, C 07T) (C07H, C07P, C07S) | Samples |
| SN74LVC1G07DBVRE4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C07F | Samples |
| SN74LVC1G07DBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C07F | Samples |
| SN74LVC1G07DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (C075, C07F, C07J, C07K, C07R) (C07H, C07P, C07S) | Samples |
| SN74LVC1G07DBVTE4 | ACTIVE | SOT-23 | DBV | 5 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C07F | Samples |
| SN74LVC1G07DBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C07F | Samples |
| SN74LVC1G07DCK3 | ACTIVE | SC70 | DCK | 5 | 3000 | RoHS & Non-Green | SNBI | Level-1-260C-UNLIM | -40 to 125 | (CVF, CVZ) | Samples |
| SN74LVC1G07DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (CV5, CVF, CVJ, CV K, CVR, CVT) (CVH, CVP, CVS) | Samples |
| SN74LVC1G07DCKRE4 | ACTIVE | SC70 | DCK | 5 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CV5, CVF, CVJ, CV K, CVR, CVT) (CVH, CVP, CVS) | Samples |
| SN74LVC1G07DCKRG4 | ACTIVE | SC70 | DCK | 5 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CV5, CVF, CVJ, CV K, CVR, CVT) (CVH, CVP, CVS) | Samples |
| SN74LVC1G07DCKT | ACTIVE | SC70 | DCK | 5 | 250 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (CV5, CVF, CVJ, CV K, CVR, CVT) CVH | Samples |
| SN74LVC1G07DCKTE4 | ACTIVE | SC70 | DCK | 5 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CV5, CVF, CVJ, CV K, CVR, CVT) CVH | Samples |
| SN74LVC1G07DCKTG4 | ACTIVE | SC70 | DCK | 5 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CV5, CVF, CVJ, CV K, CVR, CVT) | Samples |



| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| | | | | | | | | | | CVH | |
| SN74LVC1G07DPWR | ACTIVE | X2SON | DPW | 5 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | L4 | Samples |
| SN74LVC1G07DRLR | ACTIVE | SOT-5X3 | DRL | 5 | 4000 | RoHS & Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (CV7, CVR) | Samples |
| SN74LVC1G07DRLRG4 | ACTIVE | SOT-5X3 | DRL | 5 | 4000 | RoHS & Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | (CV7, CVR) | Samples |
| SN74LVC1G07DRY2 | ACTIVE | SON | DRY | 6 | 5000 | RoHS & Green | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | CV | Samples |
| SN74LVC1G07DRYR | ACTIVE | SON | DRY | 6 | 5000 | RoHS & Green | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | CV | Samples |
| SN74LVC1G07DRYRG4 | ACTIVE | SON | DRY | 6 | 5000 | RoHS & Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | CV | Samples |
| SN74LVC1G07DSF2 | ACTIVE | SON | DSF | 6 | 5000 | RoHS & Green | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | CV | Samples |
| SN74LVC1G07DSFR | ACTIVE | SON | DSF | 6 | 5000 | RoHS & Green | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | CV | Samples |
| SN74LVC1G07YZPR | ACTIVE | DSBGA | YZP | 5 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (CV7, CVN) | Samples |
| SN74LVC1G07YZVR | ACTIVE | DSBGA | YZV | 4 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | CV N | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G07 :

- Automotive : SN74LVC1G07-Q1
- Enhanced Product : SN74LVC1G07-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package | Package | Pins | SPQ | Reel | Reel | A0 | B0 | К0 | P1 | w | Pin1 |
|-------------------|---------|---------|------|------|----------|---------|------|------|------|------|------|----------|
| | Туре | Drawing | | | Diameter | Width | (mm) | (mm) | (mm) | (mm) | (mm) | Quadrant |
| | | | | | (mm) | W1 (mm) | | | | | | |
| SN74LVC1G07DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DBVTG4 | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKT | SC70 | DCK | 5 | 250 | 180.0 | 8.4 | 2.47 | 2.3 | 1.25 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKTE4 | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKTE4 | SC70 | DCK | 5 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKTE4 | SC70 | DCK | 5 | 250 | 180.0 | 8.4 | 2.47 | 2.3 | 1.25 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKTG4 | SC70 | DCK | 5 | 250 | 180.0 | 8.4 | 2.47 | 2.3 | 1.25 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKTG4 | SC70 | DCK | 5 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DCKTG4 | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |

PACKAGE MATERIALS INFORMATION



www.ti.com

25-Sep-2024

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC1G07DPWR | X2SON | DPW | 5 | 3000 | 178.0 | 8.4 | 0.91 | 0.91 | 0.5 | 2.0 | 8.0 | Q3 |
| SN74LVC1G07DRLR | SOT-5X3 | DRL | 5 | 4000 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DRY2 | SON | DRY | 6 | 5000 | 180.0 | 8.4 | 1.65 | 1.2 | 0.7 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DRY2 | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.6 | 1.15 | 0.75 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DRYR | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.2 | 1.65 | 0.7 | 4.0 | 8.0 | Q1 |
| SN74LVC1G07DSF2 | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DSF2 | SON | DSF | 6 | 5000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.63 | 4.0 | 8.0 | Q3 |
| SN74LVC1G07DSFR | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| SN74LVC1G07DSFR | SON | DSF | 6 | 5000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.63 | 4.0 | 8.0 | Q2 |
| SN74LVC1G07YZPR | DSBGA | YZP | 5 | 3000 | 178.0 | 9.2 | 1.02 | 1.52 | 0.63 | 4.0 | 8.0 | Q1 |
| SN74LVC1G07YZVR | DSBGA | YZV | 4 | 3000 | 178.0 | 9.2 | 1.0 | 1.0 | 0.63 | 4.0 | 8.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G07DBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G07DBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G07DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DBVT | SOT-23 | DBV | 5 | 250 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G07DBVT | SOT-23 | DBV | 5 | 250 | 210.0 | 185.0 | 35.0 |
| SN74LVC1G07DBVTG4 | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKT | SC70 | DCK | 5 | 250 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G07DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKTE4 | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKTE4 | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKTE4 | SC70 | DCK | 5 | 250 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G07DCKTG4 | SC70 | DCK | 5 | 250 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G07DCKTG4 | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DCKTG4 | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G07DPWR | X2SON | DPW | 5 | 3000 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G07DRLR | SOT-5X3 | DRL | 5 | 4000 | 202.0 | 201.0 | 28.0 |

PACKAGE MATERIALS INFORMATION



www.ti.com

25-Sep-2024

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G07DRY2 | SON | DRY | 6 | 5000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G07DRY2 | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G07DRYR | SON | DRY | 6 | 5000 | 189.0 | 185.0 | 36.0 |
| SN74LVC1G07DSF2 | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G07DSF2 | SON | DSF | 6 | 5000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G07DSFR | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G07DSFR | SON | DSF | 6 | 5000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G07YZPR | DSBGA | YZP | 5 | 3000 | 220.0 | 220.0 | 35.0 |
| SN74LVC1G07YZVR | DSBGA | YZV | 4 | 3000 | 220.0 | 220.0 | 35.0 |

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D

DPW0005A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.



DPW0005A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



DPW0005A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



YZP0005



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0005

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0005

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.




DRL0005A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.
This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD-1




DRL0005A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DRL0005A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRY0006A

EXAMPLE BOARD LAYOUT

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



DRY0006A

EXAMPLE STENCIL DESIGN

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DRY0006B



PACKAGE OUTLINE

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




DRY0006B

EXAMPLE BOARD LAYOUT

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).




DRY0006B

EXAMPLE STENCIL DESIGN

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DSF0006A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.



DSF0006A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



DSF0006A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated