

Features

- Input Voltage Range: 2.5 V to 5.5V
- Power-up and Power-down Sequence Control
- Single Enable Control Signal Input Channel
- Three Power Sequence Channels:
 - Open-Drain Output
 - Selectable Timing Options
 - Selectable Power-down Sequence Options
- · Support Cascaded Device Output
- Low Power Consumption
- Junction Temperature: -40°C to +125°C
- Small SOT23-6 Package

Applications

- Video Surveillance
- Network Equipment and Servers
- Industrial Control
- FPGA/ASIC/CPLD Power Sequence Control
- Power Supply Sequence Control

Description

The TPK1032 series of products is a simple power sequencer, which provides power-up and power-down sequence control of multi-channel power supplies. Furthermore, the TPK1032 series supports a maximum of three devices cascaded to control the sequence of nine-channel power rails in one system.

The TPK1032 series of products has three open-drain output channels, and all the channels can be pulled up to any required voltage level equal to or lower than $V_{\rm CC}$. When the TPK1032 series is enabled and the EN pin goes high, the three output channels turn to high with the sequence of FLAG1-FLAG2-FLAG3 after the selected delay period individually. When the TPK1032 series is disabled and the EN pin goes low, the three output channels turn low one by one with the selected sequence after the selected delay period individually.

The TPK1032 series of products provides a SOT23-6 package with a guaranteed junction temperature range (T_J) from -40° C to $+125^{\circ}$ C.

Typical Application Circuit






Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	4
Pin Configuration and Functions	5
Specifications	6
Absolute Maximum Ratings ⁽¹⁾	6
ESD, Electrostatic Discharge Protection	6
Recommended Operating Conditions	6
Thermal Information	6
Electrical Characteristics	7
Typical Performance Characteristics	8
Detailed Description	9
Overview	9
Functional Block Diagram	9
Feature Description	9
Application and Implementation	13
Application Information	13
Typical Application	13
Layout	14
Layout Requirements	14
Tape and Reel Information	15
Package Outline Dimensions	16
SOT23-6	16
IMPORTANT NOTICE AND DISCLAIMER	18



Product Family Table

Order Number	Package	Marking Information	MSL	Transport Media, Quantity
TPK1032AAL1-S6TR	SOT23-6	KAA	1	Tape and Reel, 3000
TPK1032ABL1-S6TR (1)	SOT23-6	KAB	1	Tape and Reel, 3000
TPK1032ACL1-S6TR (1)	SOT23-6	KAC	1	Tape and Reel, 3000
TPK1032ADL1-S6TR (1)	SOT23-6	KAD	1	Tape and Reel, 3000
TPK1032AEL1-S6TR	SOT23-6	KAE	1	Tape and Reel, 3000
TPK1032AFL1-S6TR	SOT23-6	KAF	1	Tape and Reel, 3000

⁽¹⁾ For future products, contact the 3PEAK factory for more information and samples.

TPK1032 X Y L1-S6TR

X: Sequence Designator

Designator	Power-up Sequence	Power-down Sequence
Α	FLAG1 – FLAG2 – FLAG3	FLAG3 – FLAG2 – FLAG1
В	FLAG1 – FLAG2 – FLAG3	FLAG3 – FLAG1 – FLAG2
С	FLAG1 – FLAG2 – FLAG3	FLAG2 – FLAG3 – FLAG1
D	FLAG1 – FLAG2 – FLAG3	FLAG2 – FLAG1 – FLAG3
E	FLAG1 – FLAG2 – FLAG3	FLAG1 – FLAG3 – FLAG2
F	FLAG1 – FLAG2 – FLAG3	FLAG1 – FLAG2 – FLAG3

Y: Delay Designator

Designator	t _{D1} (ms)	t _{D2} (ms)	t _{D3} (ms)	t _{D4} (ms)	t _{D5} (ms)	t _{D6} (ms)
Α	11	11	11	11	11	11
В	30	30	30	30	30	30
С	60	60	60	60	60	60
D	120	120	120	120	120	120
E	2.2	2.2	2.2	2.2	2.2	2.2
F	18	18	18	18	18	18

www.3peak.com 3 / 18 GA20240603A2



Revision History

Date	Revision	Notes
2019-05-31	Rev.Pre.0	Preliminary version.
2019-08-31	Rev.A.0	Initial released version.
2022-07-29	Rev.A.1	Updated the t _d ratio in the EC table.
2023-08-09	Rev.A.2	Updated delay time of E version to 2.2ms, F version to 18ms. Updated to the latest datasheet version. Added tape and reel information. Updated HBM ESD rating to ±2000V. Added footprint information.

www.3peak.com 4 / 18 GA20240603A2



Pin Configuration and Functions




Table 1. Pin Functions

Pin No.	Name	I/O	Description			
3	EN	I	The enable pin of the device.			
6	FLAG1	0	The open-drain output pin.			
5	FLAG2	0	The open-drain output pin.			
4	FLAG3	0	The open-drain output pin.			
2	GND		The ground reference pin.			
1	VCC	I	The input power supply.			

www.3peak.com 5 / 18 GA20240603A2



Specifications

Absolute Maximum Ratings (1)

	Parameter	Min	Max	Unit
	V _{CC} , EN	-0.3	6	٧
	FLAG1, FLAG2, FLAG3	-0.3	6	V
TJ	Maximum Operating Junction Temperature	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T_L	Lead Temperature (Soldering, 10 sec)		260	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter	Min	Max	Unit
Vcc	2.7	5.5	V
EN	0	V _{CC} + 0.3	٧
FLAG1, FLAG2, FLAG3		V _{CC} + 0.3	V
T _J Junction Temperature Range	-40	125	°C

Thermal Information

Package Type	$ heta_{JA}$	θυς	Unit
SOT23-6	206	140	°C/W

www.3peak.com 6 / 18 GA20240603A2

⁽²⁾ All voltage values are with respect to GND.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Electrical Characteristics


All test conditions: $T_J = -40^{\circ}\text{C}$ to +125°C (typical value at $T_J = +25^{\circ}\text{C}$), $V_{CC} = 3.3$ V, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Power Supply						
Vcc	Input Supply Voltage		2.5		5.5	V
Icc	Operating Quiescent Current			55	100	μA
Enable						
V _{EN_TH}	EN Pin Threshold Voltage		1	1.23	1.5	V
I _{EN}	EN Pin Pull-up Current	V _{EN} = 0 V	5	6.5	8	μΑ
Open-Drain O	utput					
V _{OL}	FLAGx Pin Output Low Level	I _{FLAGx} = 1.2 mA	0		0.4	V
IFLAGX	FLAGx Pin Leakage Current	V _{FLAGx} = 3.3 V		0.3	1	μA
Power-up Seq	uence					
	T D . 4.T.	All other timing options	-15%		15%	
t _{d1}	Timer Delay 1 Tolerance	2-ms timing option	-20%		20%	
	T. D. O.T.	All other timing options	-15%		15%	
t _{d2}	Timer Delay 2 Tolerance	2-ms timing option	-20%		20%	
	T. D. O.T.	All other timing options	-15%		15%	
t _{d3}	Timer Delay 3 Tolerance	2-ms timing option	-20%		20%	
Power-down S	Sequence					
1	Time Delevi A Televinia	All other timing options	-15%		15%	
t _{d4}	Time Delay 4 Tolerance	2-ms timing option	-20%		20%	
	Time Delevis Televis	All other timing options	-15%		15%	
t _{d5}	Time Delay 5 Tolerance	2-ms timing option	-20%		20%	
	T. D. L. O.T. L.	All other timing options	-15%		15%	
t _{d6}	Time Delay 6 Tolerance	2-ms timing option	-20%		20%	
Inverting Outpu	ıt Setup					
$\frac{t_{\rm dx} - 70 \mu s}{t_{\rm dx+1}}$	Ratio of Timing Delays	For x = 1 or 4, 2-ms timing option	90%		110%	
$\frac{t_{\rm dx} - 400 \mu s}{t_{\rm dx+1}}$	Ratio of Timing Delays	For x = 1 or 4, all other timing options	95%		105%	
$\frac{t_{dx}}{t_{dx+1}}$	Ratio of Timing Delays	For x = 2 or 5	95%		105%	



Typical Performance Characteristics

All test conditions: $T_J = -40^{\circ}\text{C}$ to +125°C (typical value at $T_J = +25^{\circ}\text{C}$), $V_{CC} = 3.3 \text{ V}$, Delay = 10 ms, unless otherwise noted.





Detailed Description

Overview

The TPK1032 series of products is a simple power sequencer, which provides power-up and power-down sequence control of multi-channel power supplies. Furthermore, the TPK1032 series supports a maximum of three devices cascaded to control the sequence of nine-channel power rails in one system.

The TPK1032 series of products has three open-drain output channels, and all the channels can be pulled up to any required voltage level equal to or lower than V_{CC} . When the TPK1032 series is enabled and the EN pin goes high, the three output channels turn to high with the sequence of FLAG1-FLAG2-FLAG3 after the selected delay period individually. When the TPK1032 series is disabled and the EN pin goes low, the three output channels turn low one by one with the selected sequence after the selected delay period individually.

Functional Block Diagram




Figure 7. Functional Block Diagram

Feature Description

Enable (EN)

The timing sequence of the TPK1032 series is controlled by the enable (EN) signal. When the device powers up, all the flags keep low until the EN pin is pulled high. An internal comparator, with the reference voltage connected at the negative terminal, sets the enable threshold precisely at 1.22 V. When the EN pin voltage is higher than the threshold, the power-up sequence starts.

With the precision enable threshold, the TPK1032 series can be enabled after a certain delay period set by an external capacitor or a certain voltage value determined by an external resistor divider.

www.3peak.com 9 / 18 GA20240603A2






Figure 8. Using Capacitor at EN

Note: It is not recommended to connect EN to V_{CC} directly. EN should be kept low before V_{CC} is ready.

When using a capacitor at the EN pin (Figure 8), the enable delay period can be calculated by Equation 1.

$$t_{\text{EN_DLY}} = \frac{1.23 \,\text{V} \times C_{\text{EN}}}{6.5 \,\mu\text{A}} \tag{1}$$




Figure 9. Using Resistor Divider at EN

When using the resistor divider at the EN pin (Figure 9), the resistor divider can be calculated by Equation 2.

$$V_{EN} = V_{EN_TH} \times \frac{R_{EN1} + R_{EN2}}{R_{EN2}} - 6.5 \,\mu\text{A} \times R_{EN1}$$
 (2)

The TPK1032 series also implements the EN pin de-glitch function. When there are ripples across the enable threshold at the EN pin, the device always resets if the EN pin falls below the threshold. The timing delay only starts counting at the last EN rising threshold (Figure 10).

www.3peak.com 10 / 18 GA20240603A2






Figure 10. Enable De-glitch

Power Sequence (FLAGx)

When the TPK1032 series of devices is enabled, all the output flags are released sequentially. The timing delay period between two adjacent flags is determined by the internal delay periods of the device.

Figure 11 shows the power sequences of the output flags.




Figure 11. Power Up and Power Down Sequence

Power Sequence Interruption

When the enable signal keeps constant during the entire power-up or power-down sequence, the TPK1032 series operates the whole sequence as shown in Figure 11. However, if the enable signal falling or rising edge comes during the power up or power down sequence, the device enters the interrupt status and initializes a new power down or power up sequence.

Figure 12 shows the power sequence with EN interruption.

www.3peak.com 11 / 18 GA20240603A2






Figure 12. Interrupt of Power up Sequence

Figure 13 shows the power-down sequence with EN interruption.




Figure 13. Interrupt of Power Down Sequence

www.3peak.com 12 / 18 GA20240603A2



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPK1032 series is a 3-channel simple power sequencer, which provides power-up and power-down sequence control of multi-channel power supplies. The following application schematic shows a typical usage of the TPK1032 series.

Typical Application

Figure 14 and Figure 15 shows the typical application schematic of the TPK1032 series.




Figure 14. Vcc and FLAGx with the Same Power Rail




Figure 15. V_{CC} and FLAGx with Different Power Rails

www.3peak.com 13 / 18 GA20240603A2



Layout


Layout Requirements


• The FLAGx pull-up resistors, recommended 100 k Ω , should be placed close to the flag output pins and the pull-up power supply. The traces should be equal to each other, and the trace length should be as short as possible.

www.3peak.com 14 / 18 GA20240603A2



Tape and Reel Information






Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPK1032AxL1- S6TR	SOT23-6	180	12	3.3	3.2	1.4	4	8	Q3




Package Outline Dimensions

SOT23-6









IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2024. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 18 / 18 GA20240603A2