
















# UF4SC120023B7S



Part Number	Package	Marking
UF4SC120023B7S	D <sup>2</sup> PAK-7L	UF4SC120023B7S







## 1200V-23m $\Omega$ SiC FET

Rev. A. June 2023

#### Description

The UF4SC120023B7S is a 1200V,  $23m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving D<sup>2</sup>PAK-7L package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 23mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 243 nC
- Low body diode V<sub>FSD</sub>: 1.2V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- D<sup>2</sup>PAK-7L package for faster switching, clean gate waveforms

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Induction heating















Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		1200	V
Gate-source voltage	$V_{GS}$	DC	-20 to +20	V
Continuous drain current <sup>1</sup>	I_	T <sub>C</sub> = 25°C	72	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	51	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	204	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =4.1A	126	mJ
SiC FET dv/dt ruggedness	dv/dt	V <sub>DS</sub> ≤ 800V	150	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	385	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Reflow soldering Temperature	$T_{solder}$	reflow MSL 1	245	°C

- 1. Limited by  $T_{J,\text{max}}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

## **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.3	0.39	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

# **Typical Performance - Static**

Parameter	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	UIIILS
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	1200			V
		V <sub>DS</sub> =1200V,		2	60	- μΑ
Total drain leakage current	1	$V_{GS}=0V, T_J=25$ °C				
Total dialifieakage current	I <sub>DSS</sub>	V <sub>DS</sub> =1200V,		20		
		$V_{GS}=0V, T_J=175$ °C		20		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C,		6	±20	μА
Total gate leakage current		V <sub>GS</sub> =-20V / +20V				
	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =40A,		23	30	
		T <sub>J</sub> =25°C				
Duain agunas an masiatanas		V <sub>GS</sub> =12V, I <sub>D</sub> =40A,		42		
Drain-source on-resistance		T <sub>J</sub> =125°C				mΩ -
		$V_{GS}=12V, I_{D}=40A,$		62		
		T <sub>J</sub> =175°C				
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

# Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Lleite		
Parameter			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> = 25°C			72	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> = 25°C			204	Α
Forward voltage	V <sub>FSD</sub>	$V_{GS}$ =0V, $I_{S}$ =20A, $T_{J}$ =25°C	1.2		1.4	V
		V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =175°C		1.65		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_S$ =40A, $V_{GS}$ =0V, $R_G$ =50 $\Omega$		243		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2000A/μs, Τ <sub>J</sub> =25°C		26.8		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_S$ =40A, $V_{GS}$ =0V, $R_G$ =50 $\Omega$		264		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2000A/μs, Τ <sub>J</sub> =150°C		28.8		ns













# Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			
			Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V		1430		
Output capacitance	C <sub>oss</sub>	f=100kHz		85		pF
Reverse transfer capacitance	C <sub>rss</sub>	T=100KHZ		2		-
Effective output capacitance, energy	-	V <sub>DS</sub> =0V to 800V,		100		
related	$C_{oss(er)}$	V <sub>GS</sub> =0V		108		pF
Effective output capacitance, time		V <sub>DS</sub> =0V to 800V,		200		ъ.Г
related	$C_{oss(tr)}$	V <sub>GS</sub> =0V		200		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V		35		μJ
Total gate charge	$Q_{G}$	V <sub>DS</sub> =800V, I <sub>D</sub> =40A,		37.8		
Gate-drain charge	$Q_{GD}$	$V_{GS} = 0V \text{ to } 15V$		8		nC
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> - 0V t013V		11.8		
Turn-on delay time	$t_{d(on)}$	Note 4 and 5,		23		ns
Rise time	t <sub>r</sub>	V <sub>DS</sub> =800V, I <sub>D</sub> =40A, Gate		25		
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V,		64		
Fall time	$t_f$	$R_{G\_ON}=10\Omega$ , $R_{G\_OFF}=20\Omega$ ,		10		
Turn-on energy including R <sub>S</sub> energy	$E_ON$	inductive Load,  FWD: same device with $V_{GS} = 0V \text{ and } R_G = 20\Omega,$ Snubber: $R_s = 10\Omega,$ $C_s = 100 \text{pF}$		719		
Turn-off energy including R <sub>S</sub> energy	$E_{OFF}$			95		
Total switching energy	$E_TOTAL$			814		mJ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			8		
Snubber R <sub>S</sub> energy during turn-off	$E_{RS\_OFF}$	T <sub>J</sub> =25°C		15		
Turn-on delay time	$t_{d(on)}$	Note 4 and 5,		21		
Rise time	$t_r$	V <sub>DS</sub> =800V, I <sub>D</sub> =40A, Gate		27		
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V, $R_{G\_ON}$ =10 $\Omega$ , $R_{G\_OFF}$ =20 $\Omega$ ,		63		ns
Fall time	t <sub>f</sub>			10		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	inductive Load,  FWD: same device with $V_{GS} = 0V \text{ and } R_G = 20\Omega,$ Snubber: $R_s = 10\Omega,$ $C_s = 100 \text{pF}$ $T_J = 150 ^{\circ}\text{C}$		781		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>			111		
Total switching energy	E <sub>TOTAL</sub>			892		μJ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			11		1
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			15		

<sup>4.</sup> Measured with the switching test circuit in Figure 26.

<sup>5.</sup> In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.















## **Typical Performance Diagrams**



120 100 Drain Current, I<sub>D</sub> (A) 80 60 Vgs = 15VVgs = 8V 40 Vgs = 7V **-** Vgs = 6.5V 20 Vgs = 6V 0 5 1 2 10 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J$  = 25°C, tp < 250 $\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 40A




















Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS} = 5V$ 






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS} = 800 \text{ V}$  Figure 8. Typical gate charge at  $V_{DS} = 800 \text{ V}$  Figure 8. Typical gate charge at  $V_{DS} = 800 \text{ V}$  Figure 8. Typical gate charge at  $V_{DS} = 800 \text{ V}$  Figure 8. Typical gate charge at  $V_{DS$ 

















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C






Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C

Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















80 70 60 40 40 40 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{\text{GS}}$  = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 




Figure 18. Reverse recovery charge Qrr vs. junction temperature at  $V_{DS}$  = 800V




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 800V and  $T_J$  = 25°C




Figure 20. RC snubber energy loss vs. drain current at  $V_{DS}$  = 800V and  $T_J$  = 25°C

















16 14 Snubber R<sub>s</sub> Energy (µJ) 12  $V_{GS} = 0V/15V$ , Device RC snubber: 10  $C_S$ =100pF,  $R_S$  = 10 $\Omega$ , FWD: same device with  $V_{GS} = 0V$ 8 6 4 Rs\_Eon 2 Rs\_Eoff 0 10 20 30 40 50 External  $R_G$ ,  $R_{G,EXT}(\Omega)$ 

Figure 21. Clamped inductive switching energies vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_D$  = 40A, and  $T_J$  = 25°C

Figure 22. RC snubber energy loss vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_D$  = 40A, and  $T_J$  = 25°C






Figure 23. Clamped inductive switching energies vs. snubber capacitance  $C_S$  at  $V_{DS}$  = 800V,  $I_D$  = 40A, and  $T_J$  = 25°C

Figure 24. RC snubber energy losses vs. snubber capacitance  $C_S$  at  $V_{DS}$  = 800V,  $I_D$  =40A, and  $T_J$  = 25°C



















Figure 25. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =800V and  $I_{D}$  =40A

Figure 26.Schematic of the half-bridge mode switching test circuit with device RC snubbers (Rs =  $10\Omega$ , Cs = 100pF) and a bus RC snubber (R<sub>BS</sub> =  $2.5\Omega$ , C<sub>BS</sub>=100nF).

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com













### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.